Skip to content
View Magaspa's full-sized avatar
1 follower · 12 following

Block or report Magaspa

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Booth-Multiplier Booth-Multiplier Public

    Verilog

  2. MAC MAC Public

    This project aims to create and deploy a 16-bit Multiply-Accumulate (MAC) unit that can handle two inputs. Each input comprises a single sign bit, three integer bits, and twelve fractional bits. Th…

    Verilog 1

  3. Magaspa Magaspa Public

    Config files for my GitHub profile.