Skip to content
View LindaYeyeye's full-sized avatar
Block or Report

Block or report LindaYeyeye

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Asynchronous-Fifo Asynchronous-Fifo Public

    asynchronous fifo based on verilog

    Verilog 7 3

  2. oscilloscope-based-on-raspberrypi-Qt5- oscilloscope-based-on-raspberrypi-Qt5- Public

    A project based on raspberrypi to creat an oscilloscope

    C++ 4

  3. FPGA_common-Serial-Interface FPGA_common-Serial-Interface Public

    I2C SPI UART serial interface based on verilog

    Verilog 3 3

  4. FPGA_Cordic FPGA_Cordic Public

    Verilog 1

  5. axi_stream_insert_header axi_stream_insert_header Public

    axi_stream_insert_header code,sim and readme

    Verilog