🦀
loving rust
Undergrad Computer Engineer @ WPI
Full time Arch & Neovim ricer
All of my commits post June 2024 are signed GPG keys on my Yubikey!
- Worcester, MA
-
07:05
(UTC -04:00) - in/william-snow-iv-140438169
Block or Report
Block or report LiamSnow
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned Loading
-
-
34-Engineering/Virtex-HDL
34-Engineering/Virtex-HDL PublicThis repository contains the Xilinx Vivado project for the Artix-7 (XC7A35T-1FTG256C) FPGA on Virtex.
SystemVerilog 2
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.