Skip to content

Lab3: Construct a single-cycle CPU with Chisel

License

Notifications You must be signed in to change notification settings

Kuanch/ca2023-lab3

 
 

Repository files navigation

Construct a single-cycle RISC-V CPU with Chisel

Warning

Please be aware that the Scala code in this repository is not entirely complete, as the instructor has omitted certain sections for students to work on independently.

Development Objectives

Our goal is to create a RISC-V CPU that prioritizes simplicity while assuming a foundational understanding of digital circuits and the C programming language among its readers. The CPU should strike a balance between simplicity and sophistication, and we intend to maximize its functionality. This project encompasses the following key aspects, which will be prominently featured in the technical report:

  • Implementation in Chisel.
  • RV32I instruction set support.
  • Execution of programs compiled from the C programming language.

About

Lab3: Construct a single-cycle CPU with Chisel

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Scala 71.0%
  • C++ 12.8%
  • C 8.4%
  • Assembly 4.2%
  • Makefile 2.1%
  • Dockerfile 1.3%
  • Shell 0.2%