This is a 4-bit signed wallace tree multiplier circuit by Verilog HDL.

• input:
  • A[3..0], B[3..0]
• output:
  • P[7..0]

The development enviroment is Quartus II.

MIT License