Skip to content
View HonweyKan's full-sized avatar

Block or report HonweyKan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Distributed Accelerator OS

SystemVerilog 60 28 Updated Apr 6, 2022

FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs

TeX 116 17 Updated Aug 17, 2023

Synthesisable SIMT-style RISC-V GPGPU

Assembly 27 8 Updated Sep 9, 2024

Chisel: A Modern Hardware Design Language

Scala 3,942 593 Updated Oct 8, 2024

The OpenCL ICD Loader project.

C 246 135 Updated Sep 26, 2024

OpenCL SDK

C++ 553 119 Updated Oct 1, 2024

F-Stack is an user space network development kit with high performance based on DPDK, FreeBSD TCP/IP stack and coroutine API.

C 3,823 895 Updated Sep 27, 2024

Optimized primitives for collective multi-GPU communication

C++ 3,164 799 Updated Sep 17, 2024

MMdnn is a set of tools to help users inter-operate among different deep learning frameworks. E.g. model conversion and visualization. Convert models between Caffe, Keras, MXNet, Tensorflow, CNTK, …

Python 5,792 964 Updated May 29, 2024

Basic LRP implementation in PyTorch

Jupyter Notebook 162 50 Updated Jul 25, 2024