Popular repositories Loading
-
RTL-Implementation-of-Two-Layer-CNN
RTL-Implementation-of-Two-Layer-CNN PublicMyDesign.v contains the main design which was designed and then, synthesized.
-
PipeCNN
PipeCNN PublicForked from doonny/PipeCNN
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
C++ 1
-
FPGA_Based_CNN
FPGA_Based_CNN PublicForked from mtmd/FPGA_Based_CNN
FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
Verilog 1
-
CNN-simulator
CNN-simulator PublicForked from kennykpaul/CNN-simulator
This is the RTL for a simplified version of CNN hardware
Verilog 1
-
convolution_network_on_FPGA
convolution_network_on_FPGA PublicForked from hunterlew/convolution_network_on_FPGA
CNN acceleration on virtex-7 FPGA with verilog HDL
Verilog 1
-
Hardware-CNN
Hardware-CNN PublicForked from alan4186/Hardware-CNN
A convolutional neural network implemented in hardware (verilog)
Verilog 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.