-
Ethernet_MAC Public
Cyclic Redundancy Check hardware module tested with Cocotb Test Bench
Python UpdatedJun 18, 2023 -
FlyBack_Converter Public
FlyBack Converter small signal analysis, frequancy responses and error compansator with pulse width modulation. Simulink simulation with matlab scripts.
-
NeuralNetwork_SystemID Public
PID Tunining with deep neural network from scratch
-
cocotb Public
Forked from cocotb/cocotbcocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Python BSD 3-Clause "New" or "Revised" License UpdatedMar 27, 2023 -
Single_Cycle_RISCV_Core Public
Hardware implementation of single cycle RISC-V core and assembly verifications.
Verilog UpdatedMar 3, 2023 -
Uart_hardware Public
Parametric Uart Communication module implemented and tested on fpga hardware.
Verilog UpdatedMar 3, 2023 -
This repository is an attempt to solve recursive least square algorithm problem to design an adaptive filter.
Jupyter Notebook UpdatedDec 21, 2022 -
Power_Electronics_GUI Public
This repository contains a gui application of characteristic features of main power electronic devices.
Python UpdatedDec 17, 2022 -
Boron_Encryption Public
Hardware implementation of ultraligth-weight Boron Encryption and decryption algorithms
Verilog MIT License UpdatedSep 27, 2022 -
-
FPGA implementation of convolutional neural network with the dataset Fashion mnist
-
ExperiencePredict_Machine Public
This repository is an example of how logistic regression model can be implemented to make a prediction without machine learning libraries.
Python UpdatedAug 19, 2022 -
Img_and_Coe_Exchanger Public
This repository includes methods that can create .txt files from an image also create an image form specific .txt files.
Python UpdatedAug 17, 2022 -
Image_Preprocessing_wFPGA Public
FPGA design that can apply basic filters to the image data using block ram.
Verilog MIT License UpdatedAug 16, 2022 -
An attempt of creating faster multiplication circuit with HDL VHDL
VHDL UpdatedJul 31, 2022
{{ message }}