Generator for CRC HDL code (VHDL, Verilog, MyHDL)

Simple Fifo in VHDL

This repository has basic examples in VHDL using Basys3 board.

This is a very lite AMBA Slave connected to 2 registers and a uart transmitter

Arduino : Detection Project

This is an ai image generator ran in Jupyter