Skip to content
View DrianX's full-sized avatar
😃
😃

Block or report DrianX

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. u-boot u-boot Public

    Forked from Lichee-Pi/u-boot

    "Das U-Boot" Source Tree

    C 1

  2. fpga-zynq fpga-zynq Public

    Forked from ucb-bar/fpga-zynq

    Support for Rocket Chip on Zynq FPGAs

    Tcl

  3. FPU FPU Public

    Forked from Weichi-Zhang/FPU

    集成Berkeley hardfloat的,可以直接用于RISC-V处理器单精度FPU实现的小模块

    Verilog

  4. chipyard chipyard Public

    Forked from chiro2001/chipyard

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    C

  5. Zhulong-RISCV-CPU Zhulong-RISCV-CPU Public

    Forked from peilin-chen/Zhulong-RISCV-CPU

    CPU Design Based on RISCV ISA

    Verilog

  6. LicheeTang25k_VexRV_micro LicheeTang25k_VexRV_micro Public

    Forked from ZiyangYE/LicheeTang25k_VexRV_micro

    Verilog