Skip to content
View Domipheus's full-sized avatar
Block or Report

Block or report Domipheus

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@chococandy63
Riya Bisht chococandy63
21, GSoC'24 CERN-HSF @compiler-research, @BerkeleyLab affiliate, @FOSSUnited-Dehradun core team, love hacking low-level systems, compilers

[email protected] Compilers Research Group

@MstafaAhmed
Mostafa Ahmed MstafaAhmed

benha fuclty of engineerin benha

@dave-roo
dave-roo dave-roo
Here to Code.

Paris, France

@omerkarslioglu
Ömer Karslıoğlu omerkarslioglu
Digital Design Engineer

Turkey

@splinedrive
splinedrive splinedrive
M.Sc.CE. , Technical University of Berlin

Berlin, Germany

@yupferris
Jake Taylor yupferris
dad(jokes), demoscene, rendering, compilers, compression, FPGA, emulation, music production

Ascenium Oslo, Norway

@codebuil
[email protected] codebuil
from lisbon portugal

[email protected] lisbon portugal

@chili-chips-ba
Chili.CHIPS chili-chips-ba
Making math audible, visible or tangible in a number of big.LITTLE ways, we're engineers, entrepreneurs, creatives who love to think up & fire up FPGA, GPU, CPU

Chili.CHIPS*ba Tesanj, Bosnia-Herzegovina

@honeydatax
lisbon honeydatax
lisbon pt user https://github.com/honeydatax

[email protected] lisbon portugal

@eujc21
Edgar Ulysses Joya Carballo eujc21
I like electrons.

3rd rock from the sun.

@dzwduan
zhenwei dzwduan

Institute of Computing Technology, CAS

@virmos
Ha Dong Giang virmos
I like clock cycles.
@zignig
Simon Kirkby zignig
making more stuff

Perth Australia

@efeyitim
efeyitim
Electrical-Electronics Engineer

Ankara

@stephenry
Stephen Henry stephenry
C/C++: 4/10; Verilog: 3/10; Face: 8/10; Scottishness: 11/10

London, UK

@FaquanChen1998
FaquanChen FaquanChen1998

Shanghai Jiaotong University, University of Electronic Science and Technology of China Shanghai, China

@rejunity
Renaldas Zioma rejunity
Neuromorphic chip enthusiast. Interested in Neuroscience. I used to code GPUs for living ;) I made Unity iOS and brought Physically Based Rendering to Unity.

Research

@deiviuds
David Dias deiviuds

São Paulo, Brazil

@IanBoyanZhang
Ian Zhang IanBoyanZhang
Learning to design chips
@Huzuri
Kaushik Huzuri
Geek from electronics background

ZUKA-LABZ অসম (AXOM)

@LeoSf
Leo Medus LeoSf

Valence, Spain

@WillGreen
Will Green WillGreen
FPGAs and RISC-V mostly.
@tmeissner
T. Meissner tmeissner
FPGA-Engineer doing design and verification using VHDL, SystemVerilog, SVA and PSL.

Dresden, Germany

@bpmasc
bpmasc

Oxford, U.K.

@MetDem
Metin MetDem
Hi I'm Metin , I am interested in electronic, software, hardware design and defence industry. You can found lectures hints of electronic engineering @GTUELEC

Istanbul,Turkey