Skip to content

Issues: Digital-EDA/Digital-IDE

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

46 Open 33 Closed
46 Open 33 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

v0.4.0版本，自动生成文档功能bug，注释行错位
#88 opened Oct 17, 2024 by GarenZZ
模块树BUG
#87 opened Oct 15, 2024 by heisuo
自动生成注释功能bug
#86 opened Oct 10, 2024 by GarenZZ
1
自动生成文档功能bug
#85 opened Oct 10, 2024 by GarenZZ
1
代码补全功能bug
#84 opened Oct 10, 2024 by GarenZZ
2
[0.4.0] 代码提示存在重复，不显示的问题，sv对于变量类型语法高亮有错误
#83 opened Oct 9, 2024 by DreamLand7707
代码跳转定义失效和代码高亮的一些加强
#82 opened Sep 24, 2024 by AASWEETBOY
module port附近有注释，会导致解析文档的port表格description列混乱 bug Something isn't working high priority T1 or T0 level bug
#78 opened Aug 20, 2024 by GarenZZ
模块参数注释导致自动生成的配套文档Port Name显示错误。 bug Something isn't working duplicate This issue or pull request already exists
#77 opened Aug 20, 2024 by ssl-view
悬停提示识别到错误内容 bug Something isn't working
#76 opened Jun 28, 2024 by narutozxp
3
Outline解析功能崩溃问题定位 bug Something isn't working
#75 opened Jun 24, 2024 by GarenZZ
Verilog的数字语法高亮
#74 opened Jun 17, 2024 by xqXQzzz1
【结构树错误 二级bug】点击子模块无法跳转 bug Something isn't working high priority T1 or T0 level bug
#73 opened Jun 13, 2024 by Nitcloud
关于波形显示的一些建议
#71 opened May 24, 2024 by lancyjk
2
采用iverilog生成的VCD貌似无法解析仿真数据
#70 opened May 23, 2024 by chesswei1
1
【v0.3.2】模块调用后netlist生成错误，且仿真报错 bug Something isn't working
#69 opened May 16, 2024 by Autumeqscz
网表优化与插入文档 enhancement New feature or request
#68 opened May 16, 2024 by lancyjk
1
【v0.3.2】testbench修改之后再次仿真会报错
#65 opened May 6, 2024 by Autumeqscz
1
【报错】RuntimeError: null function or function signature mismatch bug Something isn't working high priority T1 or T0 level bug
#63 opened Apr 29, 2024 by mathsmatics
7
报错：verilog解析器无法解析以下代码 bug Something isn't working
#62 opened Apr 28, 2024 by wzw123098
2
功能建议-能增加点类似Verilog-Mode的功能么 enhancement New feature or request
#60 opened Apr 22, 2024 by qinyalei
报错：RuntimeError: null function or function signature mismatch、无法识别HDL文件 duplicate This issue or pull request already exists
#55 opened Mar 25, 2024 by cyl-0411
1
Maximum call stack size exceeded More info Need more information
#54 opened Feb 21, 2024 by 412192816
Errors happen when parsing d:/danpj/fpga/modelsim/mod1/user/src/count4.v. Error: "RuntimeError: null function or function signature mismatch". Just propose a valuable issue in our github repo duplicate This issue or pull request already exists
#52 opened Feb 9, 2024 by djqingwa
1
会尝试读取gowin 的临时文件 duplicate This issue or pull request already exists
#50 opened Jan 31, 2024 by sysytwl
1
ProTip! Exclude everything labeled bug with -label:bug.