Skip to content
View DeftestPie's full-sized avatar

Block or report DeftestPie

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DeftestPie DeftestPie Public

  2. Yang-Xiang Yang-Xiang Public

  3. RISC-V-Single-Cycle-Processor RISC-V-Single-Cycle-Processor Public

    This is a in class design for UCI EECS 31L.

    Verilog

  4. MinesweeperAI MinesweeperAI Public

    Python

  5. HDAWG_Control HDAWG_Control Public

    Python