🎯
Focusing
IC&FPGA
- HangZhou
-
08:39
(UTC +08:00) - https://orcid.org/0000-0002-9244-5300
- https://oshwhub.com/doudiu/works
Highlights
- Pro
Pinned Loading
-
Hardware-Implementation-of-Video-Stitching
Hardware-Implementation-of-Video-Stitching PublicThis open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface. The interface can be easily switched to the DDR3/4 located …
-
AXIS-AXI4-AXIS
AXIS-AXI4-AXIS PublicThis project is designed to delay the output of the video stream in AXI-STREAM format.
Verilog 6
-
Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm
Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm PublicThe Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boa…
-
Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm
Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm PublicThe Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPG…
Verilog 28
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.