Skip to content

CesarHRS/MIC-1

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
BANK_REGS.bdf
BANK_REGS.bdf
 
 
BANK_REGS.bsf
BANK_REGS.bsf
 
 
BANK_REGS.vwf
BANK_REGS.vwf
 
 
BANK_REGS_MAR_test.vwf
BANK_REGS_MAR_test.vwf
 
 
BANK_REGS_MBR_test.vwf
BANK_REGS_MBR_test.vwf
 
 
BANK_REGS_MDR_test.vwf
BANK_REGS_MDR_test.vwf
 
 
BANK_REGS_PC_test.vwf
BANK_REGS_PC_test.vwf
 
 
CONTROL_UNIT.bdf
CONTROL_UNIT.bdf
 
 
CONTROL_UNIT.bsf
CONTROL_UNIT.bsf
 
 
CONTROL_UNIT.vwf
CONTROL_UNIT.vwf
 
 
CPP.bdf
CPP.bdf
 
 
CPP.bsf
CPP.bsf
 
 
CPP.vwf
CPP.vwf
 
 
CPP_initial_address.bdf
CPP_initial_address.bdf
 
 
CPP_initial_address.bsf
CPP_initial_address.bsf
 
 
CPU.bdf
CPU.bdf
 
 
CPU.bsf
CPU.bsf
 
 
CPU.vwf
CPU.vwf
 
 
CPU.vwf.temp
CPU.vwf.temp
 
 
DATAPATH.bdf
DATAPATH.bdf
 
 
DATAPATH.bsf
DATAPATH.bsf
 
 
DATAPATH.vwf
DATAPATH.vwf
 
 
DATAPATH_bipush.vwf
DATAPATH_bipush.vwf
 
 
FULLADDER_1bit.bdf
FULLADDER_1bit.bdf
 
 
FULLADDER_1bit.bsf
FULLADDER_1bit.bsf
 
 
FULLADDER_1bit.vwf
FULLADDER_1bit.vwf
 
 
H.bdf
H.bdf
 
 
H.bsf
H.bsf
 
 
H.vwf
H.vwf
 
 
LV.bdf
LV.bdf
 
 
LV.bsf
LV.bsf
 
 
LV.vwf
LV.vwf
 
 
LV_initial_address.bdf
LV_initial_address.bdf
 
 
LV_initial_address.bsf
LV_initial_address.bsf
 
 
MAIN_MEMORY.bdf
MAIN_MEMORY.bdf
 
 
MAR.bdf
MAR.bdf
 
 
MAR.bsf
MAR.bsf
 
 
MAR.vwf
MAR.vwf
 
 
MBR.bdf
MBR.bdf
 
 
MBR.bsf
MBR.bsf
 
 
MBR.vwf
MBR.vwf
 
 
MDR.bdf
MDR.bdf
 
 
MDR.bsf
MDR.bsf
 
 
MDR.vwf
MDR.vwf
 
 
MIC1 microinstruction synthesizer.xlsx
MIC1 microinstruction synthesizer.xlsx
 
 
MIC1.bdf
MIC1.bdf
 
 
MIC1.qpf
MIC1.qpf
 
 
MIC1.qsf
MIC1.qsf
 
 
MIC1.qws
MIC1.qws
 
 
MIC1.vwf
MIC1.vwf
 
 
MIC1.vwf.temp
MIC1.vwf.temp
 
 
MIC1_assignment_defaults.qdf
MIC1_assignment_defaults.qdf
 
 
OPC.bdf
OPC.bdf
 
 
OPC.bsf
OPC.bsf
 
 
OPC.vwf
OPC.vwf
 
 
PC.bdf
PC.bdf
 
 
PC.bsf
PC.bsf
 
 
PC.vwf
PC.vwf
 
 
RAM.bsf
RAM.bsf
 
 
RAM.mif
RAM.mif
 
 
RAM.qip
RAM.qip
 
 
RAM.vhd
RAM.vhd
 
 
README.md
README.md
 
 
REGISTER32bit.bdf
REGISTER32bit.bdf
 
 
REGISTER32bit.bsf
REGISTER32bit.bsf
 
 
REGISTER32bit.vwf
REGISTER32bit.vwf
 
 
REGISTER8bit.bdf
REGISTER8bit.bdf
 
 
REGISTER8bit.bsf
REGISTER8bit.bsf
 
 
REGISTER8bit.vwf
REGISTER8bit.vwf
 
 
REGISTERS.qpf
REGISTERS.qpf
 
 
REGISTERS.qsf
REGISTERS.qsf
 
 
REGISTERS.qws
REGISTERS.qws
 
 
SHIFTER.bdf
SHIFTER.bdf
 
 
SHIFTER.bsf
SHIFTER.bsf
 
 
SHIFTER.vwf
SHIFTER.vwf
 
 
SHIFTER.vwf.temp
SHIFTER.vwf.temp
 
 
SP.bdf
SP.bdf
 
 
SP.bsf
SP.bsf
 
 
SP.vwf
SP.vwf
 
 
TOS.bdf
TOS.bdf
 
 
TOS.bsf
TOS.bsf
 
 
TOS.vwf
TOS.vwf
 
 
ULA_1bit.bdf
ULA_1bit.bdf
 
 
ULA_1bit.bsf
ULA_1bit.bsf
 
 
ULA_1bit.vwf
ULA_1bit.vwf
 
 
ULA_1bit_b.vwf
ULA_1bit_b.vwf
 
 
ULA_1bit_vhdl.vwf
ULA_1bit_vhdl.vwf
 
 
ULA_32bit.bdf
ULA_32bit.bdf
 
 
ULA_32bit.bsf
ULA_32bit.bsf
 
 
ULA_32bit.vwf
ULA_32bit.vwf
 
 
ULA_32bit_2.vwf
ULA_32bit_2.vwf
 
 
ULA_8bit.bdf
ULA_8bit.bdf
 
 
ULA_8bit.bsf
ULA_8bit.bsf
 
 
ULA_8bit.vwf
ULA_8bit.vwf
 
 
ULA_8bit_2.vwf
ULA_8bit_2.vwf
 
 
control_store.bsf
control_store.bsf
 
 
control_store.qip
control_store.qip
 
 
control_store.vhd
control_store.vhd
 
 
decoder2x4.bdf
decoder2x4.bdf
 
 
decoder2x4.bsf
decoder2x4.bsf
 
 

Repository files navigation

MIC-1 Processor Implementation

This repository hosts the implementation of the MIC-1 processor as proposed by Andrew Stuart Tanenbaum in his book "Structured Computer Organization". It's important to note that not all microcode instructions are implemented.

About

No description, website, or topics provided.

Resources

Readme
Activity

Stars

0 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages