EECS engineer.
Interests: VLSI, Embedded Systems, Digital Signal Processing, Digital Document Processing (Text, Image, Audio/Video), Data Mining & Analytics
- Bengaluru, India
- crtejaswi.github.io/cv
- @CRTejaswi
- in/crtejaswi
Block or Report
Block or report CRTejaswi
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseSearch results
0 open and 0 closed projects found.-
There aren't any projects yet