Skip to content
View Anjali-287's full-sized avatar

Block or report Anjali-287

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SPI-Interface SPI-Interface Public

    UVM Testbench to verify serial transmission of data between SPI master and slave

    SystemVerilog 34 15

  2. Synchronous-FIFO-UVM-TB Synchronous-FIFO-UVM-TB Public

    UVM Testbench for synchronus fifo

    SystemVerilog 15 4

  3. Sequence-Detector-using-FSM Sequence-Detector-using-FSM Public

    RTL for sequence detector in verilog

    Verilog 1

  4. Modulus-Counter Modulus-Counter Public

    Coq 1