Skip to content
View 125ryun's full-sized avatar
Block or Report

Block or report 125ryun

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.

Starred repositories

Showing results

신촌지역 대학교 프로그래밍 동아리 연합 공식 홈페이지

JavaScript 1 Updated Dec 6, 2021

Native windows/mac/linux functions for openFrameworks

C++ 24 1 Updated Feb 22, 2024

Github 프로필에서 boj 프로필을 이쁘게 보여주는 프로젝트

Python 4 Updated Jun 19, 2021

kakao 기술 블로그

CSS 8 286 Updated Jul 29, 2016

cse4100

C 2 Updated Apr 9, 2023

A novel architectural design for stitching video streams in real-time on an FPGA.

Verilog 98 27 Updated Oct 25, 2021

[CSE4100] System Programming

C 2 Updated Jan 26, 2024

Sogang University System Programming 서강대학교 시스템프로그래밍 (CSE4100)

C 4 Updated Apr 9, 2023

CNN acceleration on virtex-7 FPGA with verilog HDL

Verilog 392 129 Updated Feb 27, 2018

The official guide for discord.js, created and maintained by core members of its community.

JavaScript 1,547 2,300 Updated Jul 16, 2024

5-stage pipelined 32-bit MIPS microprocessor in Verilog

Verilog 110 13 Updated Apr 3, 2020

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

C 3,704 632 Updated Jul 14, 2024

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 1,976 277 Updated Jul 21, 2024

IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures

Verilog 22 7 Updated Jul 7, 2019

The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL

Verilog 29 13 Updated Sep 25, 2019

Small-scale Tensor Processing Unit built on an FPGA

Verilog 113 16 Updated Aug 4, 2019

Light-weight RISC-V RV32IMC microcontroller core.

Verilog 104 30 Updated Mar 4, 2017

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 1,508 209 Updated Jul 21, 2024

elevator with verilog

Verilog 1 Updated Dec 12, 2018
Verilog 1 Updated Aug 8, 2023

HDL 기말 프로젝트

VHDL 1 Updated Sep 7, 2020

CSE4100-멀티코어프로그래밍 프로젝트

C 4 Updated Oct 8, 2023

🌀 OS Coursework Project (PintOS)

C 198 164 Updated Jul 2, 2015

Papers from the computer science community to read and discuss.

Shell 85,531 5,681 Updated Jun 29, 2024

⏳ Automatically crawls registered posts at regular intervals to provide a ranking of popular posts. Selects Top 5 posts based on criteria such as view count or number of comments. Excludes unnecess…

JavaScript 1 1 Updated Mar 19, 2021
22 Updated Jan 28, 2020

Windows system utilities to maximize productivity

C# 107,485 6,338 Updated Jul 24, 2024

KoalaNLP의 사용 샘플

Scala 2 2 Updated Dec 8, 2022

KoalaNLP = Korean + Scala + NLP. 한국어 형태소 및 구문 분석기의 모음입니다.

Kotlin 200 45 Updated May 27, 2021
Next