Skip to content

my VHDL FPGA for digital circuit laboratory

Notifications You must be signed in to change notification settings

xkamail/digitalcircuit-lab

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Digitalcircuit-laboratoy Board: 5CEBA4F23C7

Lab 1 - I/O , Multiplexer , 7 Segment

Lab 2 - Adder , Comparator , Encoder/Decoder

Lab 3 - Latch , D-Latch, D-Flip Flop ( Master / Slave )

Lab 4 - Counter

Lab 5 - Timers and Real-time Clock

Lab 6 - Adders, Subtractor and Multipliers

Lab 7 - Finite State Machine > Morse Code

Lab 8 - RAM, Memory Block

Lab 9 - Processor

Lab 10 - Processor w/ External Module ( RAM, 7Seg )

Lab Final - Processor with Great Common Dividier

find two great common divider and show the result on LEDR and 7-Segment in decimal number

About

my VHDL FPGA for digital circuit laboratory

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages