mini project door lock circuit using logic gate and d flip-flop as a memory state

simulation by VHDL Quartus Software