TH8056 012
TH8056 012
TH8056 012
Features
Fully compliant to GMW3089 V2.4 and J2411 Single Wire CAN specification for Class B
in-vehicle communications
Only 60 µA worst case sleep mode current independent from CAN voltage range
Operating voltage range 5V to 26.5V
Up to 40 kbps bus speed
Up to 100 kbps high-speed transmission mode
Logic inputs compatible with 3.3V and 5V supply systems
Control pin for external voltage regulators
Low RFI due to output wave shaping in normal and high voltage wake up mode
Fully integrated receiver filter
Bus terminals proof against short-circuits and transients in automotive environment
Loss of ground protection, very low leakage current (typ. 20µA at 26.5V and 125°C)
Protection against load dump, jump start
Thermal overload and short circuit protection
Under voltage lockout
Bus dominant time-out feature
Pb-Free 14-pin thermally enhanced and 8-pin SOIC package
Ordering Information
Part No. Temperature Range Package Revision
General Description
The TH8056 is a physical layer device for a single wire data link capable of operating with various CSMA/CR protocols
such as the Bosch Controller Area Network (CAN) version 2.0. This serial data link network is intended for use in
applications where a high data rate is not required and a lower data rate can achieve cost reductions in both the physical
media components and the microprocessor and/or dedicated logic devices that use the network.
The network shall be able to operate in either the normal data rate mode or the high-speed data download mode for
assembly line and service data transfer operations. The high-speed mode is only intended to be operational when the
bus is attached to an off-board service node. This node shall provide temporary bus electrical loads which facilitate
higher speed operation.
The bit rate for normal communications is typically 33.33kbit/s, for high-speed transmissions as described above a typical
bit rate of 83.33kbit/s is recommended. The TH8056 is designed in accordance with the Single Wire CAN Physical Layer
Specification GMW3089 V2.4 and supports many additional features like under-voltage lock-out, time-out for faulty
blocked input signals, output blanking time in case of bus ringing and a very low sleep mode current.
Contents
1. Functional Diagram ....................................................................................................3
3. Functional Description.............................................................................................11
3.1 TxD Input pin .......................................................................................................11
3.2 Mode 0 and Mode 1 pins .....................................................................................11
3.3 RxD Output pin ....................................................................................................12
3.4 Bus LOAD pin......................................................................................................12
3.5 Vbat INPUT pin....................................................................................................13
3.6 CAN BUS pin.......................................................................................................13
3.7 INH Pin (TH8056 KDC A8 only)...........................................................................13
3.8 State Diagram......................................................................................................14
3.9 Power Dissipation................................................................................................15
3.10 Application Circuitry.............................................................................................17
5. Package Dimensions................................................................................................19
5.1 SOIC14................................................................................................................19
5.2 SOIC8..................................................................................................................20
10. Disclaimer..............................................................................................................26
1. Functional Diagram
VBAT INH *
TH8056
Wave Shaping
CAN Driver CANH
TxD Time Out
Feedback-
Loop
Input
Filter
MODE0
MODE
CONTROL LOAD
MODE1 Loss of
Receive
Ground
Comparator
Detection
Reverse
Current
Protection
Wake up filter
RxD
RxD Blanking
Time Filter
GND
2. Electrical Specification
All voltages are referenced to ground (GND). Positive currents flow into the IC.
The absolute maximum ratings (in accordance with IEC 134) given in the table below are limiting values that
do not lead to a permanent damage of the device but exceeding any of these limits may do so. Long term
exposure to limiting values may affect the reliability of the device.
[1]
ISO 7637 test pulses are applied to VBAT via a reverse polarity diode and >1uF blocking capacitor .
[2]
ISO 7637 test pulses are applied to CANH via a coupling capacitance of 1 nF.
[3]
The application board shall be realized with a ground copper foil area >150mm2 (low conductance board in accordance to
JEDEC51-7)
[1]
Leakage current in case of loss of ground is the sum of both currents ILKN_CAN and ILKN_LOAD .
[2]
Thresholds are not tested in production, but characterized and guaranteed by design
Transmit delay in normal and wake-up min and max loads acc. To
tTr [1] 2 6.3 µs
mode, rising edge 2.5 Bus loading requirements
Transmit delay in wake-up mode to VihWU, min and max loads acc. To
tTWUr [2] 3 18 µs
rising edge 2.5 Bus loading requirements
Receive delay , all active modes tDR [6] CANH high to low transition 0.2 1 µs
Receive delay , all active modes tRD [6] CANH low to high transition 0.2 1 µs
Delay from Standby to Sleep Mode tdsleep VBAT = 6V to 26.5V 100 500 ms
[1]
The maximum signal delay time for a bus rising edge is measured from Vcmos il on the TxD input pin to the VihMax + V g off max
level on CANH at maximum network time constant , minimum signal delay time for a bus rising edge is measured from Vcmos ih
on the TxD input pin to 1V on CANH at minimum network time constant .These definitions are valid in both normal and HVWU
mode
[2]
The maximum signal delay time for a bus rising edge in HVWU mode is measured from Vcmos il on the TxD input pin to the
VihWUMax + V g off max level on CANH at maximum network time constant, minimum signal delay time for a bus rising edge is
measured from Vcmos ih on the TxD input pin to 1V on CANH at minimum network time constant
[3]
Maximum signal delay time for a bus falling edge is measured from V cmos ih on the TxD input pin to 1V on CANH at maximum
network time constant, minimum signal delay time for a bus falling edge is measured from V cmos ih on the TxD input pin to the
VihMax + V g off max level on CANH. These definitions are valid in both normal and HVWU mode.
[4]
The signal delay time in high-speed mode for a bus rising edge is measured from Vcmos il on the TxD input pin to the VihMax + V g
max level on CANH at maximum high-speed network time constant.
off
[5]
The signal delay time in high-speed mode for a bus falling edge is measured from Vcmos ih on the TxD input pin to 1V on CANH
at maximum high-speed network time constant
[6]
Receive delay time is measured from the rising / falling edge crossing of the nominal Vih value on CANH to the falling
(Vcmos_il_max) / rising (Vcmos_ih_min) edge of RxD. This parameter is tested by applying a square wave signal to CANH.
The minimum slew rate for the bus rising and falling edges is 50V/us. The low level on bus is always 0V. For normal mode
and high-speed mode testing the high level on bus is 4V. For HVWU mode testing the high level on bus is Vbat – 2V.
[1]
The network time constant incorporates the bus wiring capacitance. The minimum value is selected to limit radiated emissions. The
maximum value is selected to ensure proper communication under all communication modes. Not all combinations of R and C are
possible. The following load conditions are used for the measurement of the dynamic characteristics:
VTxD
50%
t
tT
VCANH
1V
tR tF
tD tDR
VRxD
50%
VCANH
Vih+Vgoff
tWU tWu
tWuF
VRxD
wake up
tWU < tWuF
interrupt
t
VTxD
50%
VCANH
Vih
VRxD
50%
trb
3. Functional Description
TxD Polarity
TxD = logic 1 (or floating) on this pin produces an undriven or recessive bus state (low bus voltage)
TxD = logic 0 on this pin produces either a bus normal or a bus high-voltage dominant state
depending on the transceiver mode state (high bus voltage)
If the TxD pin is driven to a logic low state while Mode 0,1 pins are in the 0,0 or sleep state, the transceiver
cannot drive the CAN Bus pin to the dominant state.
The transceiver provides an internal pull up on the TxD pin, which will cause the transmitter to default to the
bus recessive state, when TxD is not driven.
TxD input signals are standard CMOS logic levels for 3.3V and 5V supply voltages.
Time-out feature
In case of a faulty blocked dominant TxD input signal the CANH output is switched off automatically after the
specified TxD time-out reaction time to prevent a dominant bus. The transmission is continued by next TxD L
to H transition without delay.
The transceiver provides a weak internal pull-down current on each of these pins, which causes the
transceiver to default to sleep mode when they are not driven. The Mode input signals are standard CMOS
logic level for 3.3V and 5V supply voltages.
M0 M1 Mode
L L Sleep Mode
H L High-Speed
L H High-Voltage Wake-Up
H H Normal Mode
Note: High-speed mode is only allowed with connected tool resistance in parallel to the network load. Otherwise the stability of the
output signal is not guaranteed because of the slew rate enhancement for the required rise times .
Mode 0 = 0, Mode 1 = 1 – Transmit with high voltage signals to wake up remote nodes (HVWU)
This bus includes a selective node awake capability, which allows normal communication to take place
among some nodes while leaving the other nodes in an undisturbed sleep state. This is accomplished by
controlling the signal voltages such that all nodes must wake up when they receive a higher voltage
message signal waveform. The communication system communicates to the nodes information as to which
nodes are to stay operational (awake) and which nodes are to put themselves into a non-communicating
low-power “sleep” state. Communication at the lower, normal voltage levels does not disturb the sleeping
nodes.
RxD polarity
RxD = logic 1 on this pin indicates a bus recessive state (low bus voltage)
RxD = logic 0 on this pin indicates a bus normal or high-voltage bus dominant state
When not in sleep mode all valid bus signals will be sent out on the RxD pin.
When the ECU experiences a loss of ground condition, this pin is switched to a high impedance state.
The ground connection through this pin is not interrupted in any transceiver operating mode including the
sleep mode. The ground connection is interrupted only when there is a valid loss of ground condition.
This pin provides the bus load resistor with a path to ground which contributes less than 0.1 volts to the bus
offset voltage when sinking the maximum current through one unit load resistor.
The transceiver’s maximum bus leakage current contribution to Vol from the LOAD pin when in a loss of
ground state is 50 uA over all operating temperatures and 3.5 V < Vbatt < 26.5V.
The transceiver is fully operational as described in chapter 2 over the range 6V<Vbat IC<18V as measured
between the GND pin and this pin.
For 5V < Vbat IC < 6V the bus operates in normal mode with reduced dominant output voltage and reduced
receiver input voltage. High voltage wake-up call is not possible (dominant output voltage is the same as in
normal or high-speed mode).
The transceiver operates in normal mode and high-voltage wake-up mode if 18V < Vbat IC < 26.5V at 85°C for
one minute.
For 0V< Vbat IC < 4.8V, the bus is passive (not driven dominantly) and RxD is undriven (high), regardless of
the state of the TxD pin (under-voltage lock-out).
Short circuits
If the CAN BUS pin is shorted to ground for any duration of time, the current is limited to the specified value,
until an over-temperature shut-down circuit disables the output high side drive source transistor (before the
local die temperature exceeds the damage limit threshold).
Loss of ground
In case of an ECU loss of ground condition, the LOAD pin is switched into high impedance state. The CANH
transmission is continued until the under-voltage lock-out voltage threshold is detected.
Loss of battery
In case of battery loss (VBAT = 0 or open) the transceiver does not disturb bus communication. The
maximum reverse current into power supply system doesn’t exceed 500µA.
This Pin is a high-voltage highside switch used to control the ECU’s regulated microcontroller voltage supply.
After power-on the transceiver automatically enters an intermediate standby mode, the INH output will
become HIGH (VBAT) and therefore the external voltage regulator will provide the Vcc supply for the ECU .
If there is no mode change within the time stated, the transceiver reenters the sleep mode and the INH
output goes to logic 0 (floating). When the transceiver has detected a valid wake-up condition (bus HVWU
traffic which exceeds the wake-up filter time delay) the INH output will become HIGH (VBAT) again and the
same procedure starts as described after power-on. In case of a mode change into any active mode the
sleep timer is stopped and INH keeps high (VBAT) level. If the transceiver enters the sleep mode (M0,1=0),
INH goes to logic 0 (floating) no sooner than 100ms when no wake-up signal is present.
HVWU Mode
M0 M1 INH
Normal Mode
M0&1=>Low
M0 M1 INH
M0/1 =>High
(if VCC_ECU on)
VBAT standby
M0/1 INH RxD CAN
after min. 100ms
low VS high / float.
-> no mode change
low[1]
-> no valid wake up
wake up
request
from Bus
Sleep Mode
M0/1 INH/CAN
low floating
[1]
low after HVWU, high after VBAT on & VCCECU present
To secure a stable functioning within the application and to avoid a transmitter switch off due to thermal
overload under normal operating conditions, the application must take care of the maximum power
dissipation of the IC. The junction temperature can be calculated with:
TJ = Ta + Pd * θja
TJ Junction temperature
Ta Ambient temperature
Pd Dissipated power
θja Thermal resistance
The Junction temperature shouldn’t exceed under normal operating conditions the limit specified in chapter
2.3 Static Characteristics.
The power dissipation of an IC is the major factor determining the junction temperature. The TH8056
consumes current in different functions. A part of the supply current goes to the load and the other part
dissipates internally. The internal part has a constant passive part and an active part which depends on the
actual bus transmission. The complete internal part causes and increasing of the junction temperature.
The internal passive part can be calculated with the operating voltage and the normal mode supply current
recessive. The active part can be calculated with the voltage drop of the driving transistor and the current of
the CAN bus. The active part generates only during data transmission power dissipation. Therefore the duty
cycle has to be taken into account.
The power dissipation of the load can be calculated with the CANH voltage and the CAN bus current.
Assumptions:
VBAT = 26.5V
Rload = 6.49 kΩ
Network with 32 nodes
VCANH = 5.1V
IBAT = 6mA
D = 50%
Ta = 125°C
ΘJA = 70k/W (Thermally enhanced SOIC14 package)
Computations:
Rload_net = 6.49kΩ / 32nodes = 203Ω
Iload = 5.1V / 203Ω = 25mA
Pload = 5.1V * 25mA * 0.5 = 64mW
PINT_a = (26.5V – 5.1V) * 25mA * 0.5 = 267mW
PINT_P = 26.5V * 6mA = 159mW
Ptot = 267mW + 159mW = 426mW
Tj = 125°C + 426mW * 70k/W = 155°C
The above calculation shows that under worst case conditions (max. operating voltage, max bus load, max
ambient temperature) the TH8056 with the thermally enhanced SOIC14 package operates below the thermal
limit. A stable functioning is possible up to these limits.
140
UBAT = 18V; Ta = 105°C
Junction Temperature
130
Save Operating Area
120
SOIC8 Package
100
90
80
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32
Voltage regulator
VBAT
100nF
2.7k
INH VBAT
100pF
9 10
5 47µH
RxD
CAN controller
12
CANH
TH8056 1k
3 100pF
MODE0 6.49k
4
MODE1 11
LOAD
ESD Protection -
2 TPSMA16A or
TxD 1,7,8,14 MMBZ27VCLT1 or
equivalent
GND
[1] recommended capacitance at VBAT_ECU > 1uF (immunity to ISO7637/1 test pulses)
Voltage regulator
VBAT
100nF
2.7k
VBAT
100pF
5
4 47µH
RxD
CAN controller
7
CANH
TH8056 1k
2 100pF
MODE0 6.49k
3
MODE1 6
LOAD
ESD Protection -
1 TPSMA16A or
TxD 8 MMBZ27VCLT1 or
equivalent
GND
[1] recommended capacitance at VBAT_ECU > 1uF (immunity to ISO7637/1 test pulses)
4. Pin Description
RXD 5 10 VBAT
N.C. 6 9 INH
GND 7 8 GND
Pin Pin
Name IO-Typ Description
TH8056 KDC A TH8056 KDC A8
1 - GND P Ground
2 1 TXD I Transmit data from MCU to CAN
3 2 MODE0 I Operating mode select input 0
4 3 MODE1 I Operating mode select input 1
5 4 RXD O Receive data from CAN to MCU
6 - N.C.
7 - GND P Ground
8 - GND P Ground
Control Pin for external voltage regulator (high voltage
9 - INH O
high side switch)
10 5 VBAT P Battery voltage
11 6 LOAD O Resistor load (loss of ground low side switch )
14 8 GND P Ground
5. Package Dimensions
5.1 SOIC14
5.2 SOIC8
max. 10°
max. 10°
n.
IC pocket mi
R
T2 P0
D0 P2
T
E
G1
< A0 >
K0 F
B1 B0 W
S1
G2 P1 D1
T1
Cover Tape
Ab i k l i ht
W2
W1
B*
D* C
A N
Amax B* C D*min
330 2.0 ±0.5 13.0 +0,5/-0,2 20.2
7. ESD/EMC Remarks
7.1 General Remarks
Electronic semiconductor products are sensitive to Electro Static Discharge (ESD).
Always observe Electro Static Discharge control procedures whenever handling semiconductor products.
7.2 ESD-Test
The TH8056 is tested according to MIL883D (human body model).
7.3 EMC
The test on EMC impacts is done according to ISO 7637-1 for power supply pins and ISO 7637-3 for data-
and signal pins.
8. Revision History
9. Assembly Information
Standard information regarding manufacturability of Melexis products with different soldering
processes
Our products are classified and qualified regarding soldering technology, solderability and moisture
sensitivity level according to following test methods:
• IPC/JEDEC J-STD-020
Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices
(classification reflow profiles according to table 5-2)
• EIA/JEDEC JESD22-A113
Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing
(reflow profiles according to table 2)
Wave Soldering SMD’s (Surface Mount Devices) and THD’s (Through Hole Devices)
• EN60749-20
Resistance of plastic- encapsulated SMD’s to combined effect of moisture and soldering heat
• EIA/JEDEC JESD22-B106 and EN60749-15
Resistance to soldering temperature for through-hole mounted devices
• EN60749-15
Resistance to soldering temperature for through-hole mounted devices
Solderability SMD’s (Surface Mount Devices) and THD’s (Through Hole Devices)
For all soldering technologies deviating from above mentioned standard conditions (regarding peak
temperature, temperature gradient, temperature profile etc) additional classification and qualification tests
have to be agreed upon with Melexis.
The application of Wave Soldering for SMD’s is allowed only after consulting Melexis regarding assurance of
adhesive strength between device and board.
Melexis is contributing to global environmental conservation by promoting lead free solutions. For more
information on qualification of RoHS compliant products (RoHS = European directive on the Restriction Of
the Use of Certain Hazardous Substances) please visit the quality page on our website:
https://www.melexis.com/quality_leadfree.asp
10. Disclaimer
Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its
Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the
information set forth herein or regarding the freedom of the described devices from patent infringement.
Melexis reserves the right to change specifications and prices at any time and without notice. Therefore,
prior to designing this product into a system, it is necessary to check with Melexis for current information.
This product is intended for use in normal commercial applications. Applications requiring extended
temperature range, unusual environmental requirements, or high reliability applications, such as military,
medical life-support or life-sustaining equipment are specifically not recommended without additional
processing by Melexis for each application.
The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be
liable to recipient or any third party for any damages, including but not limited to personal injury, property
damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential
damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical
data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis’ rendering
of technical or other services.
© 2002 Melexis NV. All rights reserved.