

## Oracle SPARC Architecture 2011

## *One Architecture ... Multiple Innovative Implementations*

*Draft D1.0.0, 12 Jan 2016*

*Privilege Levels: Privileged and Nonprivileged*

*Distribution: Public*

Part No: 950-5954-00 Revision: Draft D1.0.0, 12 Jan 2016

П

Oracle Corporation 4150 Network Circle Santa Clara, CA 95054 U.S.A. 650-960-1300

Copyright © 2011, Oracle and/or its affiliates. All rights reserved.

Oracle and Java are registered trademarks of Oracle and/or its affiliates. Other names may be trademarks of their respective owners.

AMD, Opteron, the AMD logo, and the AMD Opteron logo are trademarks or registered trademarks of Advanced Micro Devices. Intel and Intel Xeon are trademarks or registered trademarks of Intel Corporation. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. UNIX is a registered trademark licensed through X/Open Company, Ltd..

Comments and "bug reports" regarding this document are welcome; they should be submitted to email address: David.Weaver@Oracle.com

## **Contents**















## Preface

First came the 32-bit SPARC Version 7 (V7) architecture, publicly released in 1987. Shortly after, the SPARC V8 architecture was announced and published in book form. The 64-bit SPARC V9 architecture was released in 1994. The UltraSPARC Architecture 2005 specification (predecessor to this Oracle SPARC Architecture 2011) provided the first significant update in over 10 years to Oracle's SPARC processor architecture.

## What's New?

Oracle SPARC Architecture 2011 pulls together in one document all parts of the architecture:

- the nonprivilged (Level 1) architecture from SPARC V9
- most of the privileged (Level 2) architecture from SPARC V9
- more in-depth coverage of all SPARC V9 features

Plus, it includes all of Sun's now-standard architectural extensions (beyond SPARC V9), developed through the processor generations of UltraSPARC III, IV, IV+, and T1:

- the VIS<sup>TM</sup> 1 and VIS 2 instruction set extensions and the associated GSR register
- multiple levels of global registers, controlled by the GL register
- Sun's 64-bit MMU architecture
- privileged instructions ALLCLEAN, OTHERW, NORMALW, and INVALW
- access to the VER register is now hyperprivileged
- the SIR instruction is now hyperprivileged

Oracle SPARC Architecture 2011 includes the following changes since UltraSPARC Architecture 2007:

■ the VIS 3 instructions set extensions

In addition, architectural features are now tagged with Software Classes and Implementation Classes<sup>1</sup>. Software Classes provide a new, high-level view of the expected architectural longevity and portability of software that references those features. Implementation Classes give an indication of how efficiently each feature is likely to be implemented across current and future Oracle SPARC Architecture processor implementations. This information provides guidance that should be particularly helpful to programmers who write in assembly language or those who write tools that generate SPARC instructions. It also provides the infrastructure for defining clear procedures for adding and removing features from the architecture over time, with minimal software disruption.

<sup>1.</sup> although most features in this specification are already tagged with Software Classes, the full description of those Classes does not appear in this version of the specification. Please check back (http://opensparc.sunsource.net/nonav/opensparct1.html) for a later release of this document, which *will* include that description

## Acknowledgements

This specification builds upon all previous SPARC specifications — SPARC V7, V8, and especially, SPARC V9. It therefore owes a debt to all the pioneers who developed those architectures.

SPARC V7 was developed by the SPARC ("Sunrise") architecture team at Sun Microsystems, with special assistance from Professor David Patterson of University of California at Berkeley.

The enhancements present in SPARC V8 were developed by the nine member companies of the SPARC International Architecture Committee: Amdahl Corporation, Fujitsu Limited, ICL, LSI Logic, Matsushita, Philips International, Ross Technology, Sun Microsystems, and Texas Instruments.

SPARC V9 was also developed by the SPARC International Architecture Committee, with key contributions from the individuals named in the Editor's Notes section of *The SPARC Architecture Manual-Version 9*.

The voluminous enhancements and additions present in this *Oracle SPARC Architecture 2011* specification are the result of **years** of deliberation, review, and feedback from readers of earlier revisions. I would particularly like to acknowledge the following people for their key contributions:

- The Oracle SPARC Architecture working group, who reviewed dozens of drafts of this specification and strived for the highest standards of accuracy and completeness; its active members included: Hendrik-Jan Agterkamp, Paul Caprioli, Steve Chessin, Hunter Donahue, Greg Grohoski, John (JJ) Johnson, Paul Jordan, Jim Laudon, Jim Lewis, Bob Maier, Wayne Mesard, Greg Onufer, Seongbae Park, Joel Storm, David Weaver, and Tom Webber.
- Robert (Bob) Maier, for his work on UltraSPARC Architecture 2005, including expansion of exception descriptions in every page of the Instructions chapter, major re-writes of several chapters and appendices (including *[Memory](#page-396-0)*, *[Memory Management](#page-460-0)*, *[Performance Instrumentation](#page-428-0)*, and *[Interrupt](#page-456-0) [Handling](#page-456-0)*), significant updates to 5 other chapters, and tireless efforts to infuse commonality wherever possible across implementations.
- Steve Chessin and Joel Storm, "ace" reviewers the two of them spotted more typographical errors and small inconsistencies than all other reviewers combined
- Jim Laudon (an UltraSPARC T1 architect and author of that processor's implementation specification), for numerous descriptions of new features which were merged into the UltraSPARC Architecture 2005 specicification
- The working group responsible for developing the system of Software Classes and Implementation Classes, comprising: Steve Chessin, Yuan Chou, Peter Damron, Q. Jacobson, Nicolai Kosche, Bob Maier, Ashley Saulsbury, Lawrence Spracklen, and David Weaver.
- Lawrence Spracklen, for his advice and numerous contributions regarding descriptions of VIS instructions
- Tom Webber, for providing descriptions of several new features in Oracle SPARC Architecture 2011
- Al Martin, for providing meticulously detailed floating-point exception tables, which have been integrated into Chapter 8, *[IEEE Std 754-1985 Requirements for Oracle SPARC Architecture 2011](#page-380-0)*.

I hope you find the *Oracle SPARC Architecture 2011* specification more complete, accurate, and readable than its predecessors.

#### — *David Weaver*

Oracle SPARC Architecture Sr. Principal Engineer and specification editor

Corrections and other comments regarding this specification can be emailed to: David.Weaver@Oracle.com

## Document Overview

This chapter discusses:

- **[Navigating Oracle SPARC Architecture 2011](#page-16-0)** on page 1.
- **[Fonts and Notational Conventions](#page-17-0)** on page 2.
- **[Reporting Errors in this Specification](#page-19-0)** on page 4.

## <span id="page-16-0"></span>1.1 Navigating *Oracle SPARC Architecture 2011*

If you are new to the SPARC architecture, read Chapter 3, *[Architecture Overview](#page-28-0)*, study the definitions in [Chapter 2,](#page-20-0) *Definitions*, then look into the subsequent sections and appendixes for more details in areas of interest to you.

If you are familiar with the SPARC V9 architecture but not Oracle SPARC Architecture 2011, note that Oracle SPARC Architecture 2011 conforms to the SPARC V9 Level 1 architecture (and most of Level 2), with numerous extensions — particularly with respect to VIS instructions.

This specfication is structured as follows:

- [Chapter 2,](#page-20-0) *Definitions*, which defines key terms used throughout the specification
- Chapter 3, *[Architecture Overview](#page-28-0)*, provides an overview of Oracle SPARC Architecture 2011
- Chapter 4, *[Data Formats](#page-38-0)*, describes the supported data formats
- [Chapter 5,](#page-46-0) *Registers*, describes the register set
- Chapter 6, *[Instruction Set Overview](#page-90-0)*, provides a high-level description of the Oracle SPARC Architecture 2011 instruction set
- Chapter 7, *[Instructions](#page-108-0)*, describes the Oracle SPARC Architecture 2011 instruction set in great detail
- Chapter 8, *[IEEE Std 754-1985 Requirements for Oracle SPARC Architecture 2011](#page-380-0)*, describes the trap model
- [Chapter 9,](#page-396-0) *Memory* describes the supported memory model
- Chapter 10, *[Address Space Identifiers \(ASIs\)](#page-412-0)*, provides a complete list of supported ASIs
- Chapter 11, *[Performance Instrumentation](#page-428-0)* describes the architecture for performance monitoring hardware
- [Chapter 12,](#page-432-0) *Traps*, describes the trap model
- Chapter 13, *[Interrupt Handling](#page-456-0)*, describes how interrupts are handled
- Chapter 14, *[Memory Management](#page-460-0)*, describes MMU operation
- [Appendix A,](#page-474-0) *Opcode Maps*, provides the overall picture of how the instruction set is mapped into opcodes
- Appendix B, *[Implementation Dependencies](#page-486-0)*, describes all implementation dependencies

■ Appendix C, *[Assembly Language Syntax](#page-500-0)*, describes extensions to the SPARC assembly language syntax; in particular, synthetic instructions are documented in this appendix

## <span id="page-17-0"></span>1.2 Fonts and Notational Conventions

Fonts are used as follows:

- *Italic* font is used for emphasis, book titles, and the first instance of a word that is defined.
- *Italic* font is also used for terms where substitution is expected, for example, "fccn", "virtual processor *n*", or "*reg\_plus\_imm*".
- Italic sans serif font is used for exception and trap names. For example, "The privileged\_action exception...."
- lowercase helvetica font is used for register field names (named bits) and instruction field names, for example: "The rs1 field contains...."
- UPPERCASE HELVETICA font is used for register names; for example, FSR.
- TYPEWRITER (Courier) font is used for literal values, such as code (assembly language, C language, ASI names) and for state names. For example: %f0, ASI\_PRIMARY, execute\_state.
- When a register field is shown along with its containing register name, they are separated by a period ('.'), for example, "FSR.cexc".
- UPPERCASE words are acronyms or instruction names. Some common acronyms appear in the glossary in [Chapter 2,](#page-20-0) *Definitions*. **Note:** Names of some instructions contain both upper- and lower-case letters.
- An underscore character joins words in register, register field, exception, and trap names. **Note:** Such words may be split across lines at the underbar without an intervening hyphen. For example: "This is true whenever the integer\_condition\_ code field...."

The following notational conventions are used:

- The left arrow symbol  $($  ←  $)$  is the assignment operator. For example, "PC ← PC + 1" means that the Program Counter (PC) is incremented by 1.
- **■** Square brackets  $([ )]$  are used in two different ways, distinguishable by the context in which they are used:
	- Square brackets indicate indexing into an array. For example, TT[TL] means the element of the Trap Type (TT) array, as indexed by the contents of the Trap Level (TL) register.
	- Square brackets are also used to indicate optional additions/extensions to symbol names. For example, "ST[D|Q]F" expands to all three of "STF", "STDF", and "STQF". Similarly, ASI\_PRIMARY[\_LITTLE] indicates two related address space identifiers, ASI\_PRIMARY and ASI\_PRIMARY\_LITTLE. (Contrast with the use of angle brackets, below)
- Angle brackets  $(<)$  indicate mandatory additions/extensions to symbol names. For example, " $ST < D \, Q \, F''$  expands to mean "STDF" and "STQF". (Contrast with the second use of square brackets, above)
- $\blacksquare$  Curly braces ( $\{\}$ ) indicate a bit field within a register or instruction. For example, CCR $\{4\}$  refers to bit 4 in the Condition Code Register.
- A consecutive set of values is indicated by specifying the upper and lower limit of the set separated by a colon  $(\cdot)$ , for example, CCR $(3:0)$  refers to the set of four least significant bits of register CCR. (Contrast with the use of double periods, below)
- A double period ( $\ldots$ ) indicates any *single* intermediate value between two given inclusive end values is possible. For example, NAME[2..0] indicates four forms of NAME exist: NAME, NAME2, NAME1, and NAME0; whereas NAME<2..0> indicates that three forms exist: NAME2, NAME1, and NAME0. (Contrast with the use of the colon, above)
- A vertical bar  $( | )$  separates mutually exclusive alternatives inside square brackets  $( [ ) )$ , angle brackets ( $\langle \rangle$ ), or curly braces ( $\{\}$ ). For example, "NAME[A|B]" expands to "NAME, NAMEA, NAMEB" and "NAME<A|B>" expands to "NAMEA, NAMEB".
- An asterisk ( \*) is used as a wild card, encompassing the full set of valid values. For example, FCMP\* refers to FCMP with all valid suffixes (in this case,  $FCMP < s | d | q >$  and  $FCMP < s | d | q >$ ). An asterisk is typically used when the full list of valid values either is not worth listing (because it has little or no relevance in the given context) or the valid values are too numerous to list in the available space.
- $\blacksquare$  A slash ( / ) is used to separate paired or complementary values in a list, for example, "the LDBLOCKF/STBLOCKF instruction pair ...."
- The double colon (**::**) is an operator that indicates concatenation (typically, of bit vectors). Concatenation strictly strings the specified component values into a single longer string, in the order specified. The concatenation operator performs no arithmetic operation on any of the component values.

## 1.2.1 Implementation Dependencies

Implementors of Oracle SPARC Architecture 2011 processors are allowed to resolve some aspects of the architecture in machine-dependent ways.

The *definition* of each implementation dependency is indicated by the notation "**IMPL. DEP. #***nn-XX*: Some descriptive text". The number *nn* provides an index into the complete list of dependencies in Appendix B, *[Implementation Dependencies](#page-486-0)*.

A *reference* to (but not definition of) an implementation dependency is indicated by the notation "(impl. dep. #*nn*)".

## 1.2.2 Notation for Numbers

Numbers throughout this specification are decimal (base-10) unless otherwise indicated. Numbers in other bases are followed by a numeric subscript indicating their base (for example,  $1001<sub>2</sub>$ , FFFF  $0000<sub>16</sub>$ ). Long binary and hexadecimal numbers within the text have spaces inserted every four characters to improve readability. Within C language or assembly language examples, numbers may be preceded by "0x" to indicate base-16 (hexadecimal) notation (for example, 0xFFFF0000).

## 1.2.3 Informational Notes

This guide provides several different types of information in notes, as follows:





# <span id="page-19-0"></span>1.3 Reporting Errors in this Specification

This specification has been reviewed for completeness and accuracy. Nonetheless, as with any document this size, errors and omissions may occur, and reports of such are welcome. Please send "bug reports" and other comments on this document to email address: David.Weaver@Oracle.com

# <span id="page-20-0"></span>Definitions



**5**







- **NPC** Next program counter.
- **nucleus software** Privileged software running at a trap level greater than 0 (TL> 0).

**NUMA** Nonuniform memory access.

- **N\_REG\_WINDOWS** The number of register windows present in a particular implementation.
	- **octlet** Eight bytes (64 bits) of data. Not to be confused with "octet," which has been commonly used to describe eight bits of data. In this document, the term *byte*, rather than octet, is used to describe eight bits of data.
	- **odd parity** The mode of parity checking in which each combination of data bits plus a parity bit together contain an odd number of '1' bits.
		- **opcode** A bit pattern that identifies a particular instruction.
		- **optional** A feature not required for Oracle SPARC Architecture 2011 compliance.
			- **PC** Program counter.

**physical processor** *Synonym for* **processor**; used when an explicit contrast needs to be drawn between **processor** and virtual processor. See also **processor** and **virtual processor**.

- **PIL** Processor Interrupt Level register.
- **pipeline** Refers to an execution pipeline, the basic collection of hardware needed to execute instructions. *Synonym for* **microcore**. See also **processor**, **strand**, **thread**, and **virtual processor**.
- **prefetchable** (1) An attribute of a memory location that indicates to an MMU that PREFETCH operations to that location may be applied.

(2) A memory location condition for which the system designer has determined that no undesirable effects will occur if a PREFETCH operation to that location is allowed to succeed. Typically, normal memory is prefetchable.

Nonprefetchable locations include those that, when read, change state or cause external events to occur. For example, some I/O devices are designed with registers that clear on read; others have registers that initiate operations when read. See also **side effect**.

- **privileged** An adjective that describes:
	- (1) the state of the virtual processor when PSTATE.priv =  $1$ , that is, when the virtual processor is in privileged mode;
	- (2) processor state that is only accessible to software while the virtual processor is in privileged mode; for example, privileged registers,privileged ASRs, or, in general, privileged state;
	- (3) an instruction that can be executed only when the virtual processor is in privileged mode.
- **privileged mode** The mode in which a processor is operating when PSTATE.priv = 1. See also **nonprivileged** and **hyperprivileged**.
	- **processor** The unit on which a shared interface is provided to control the configuration and execution of a collection of strands; a physical module that plugs into a system. *Synonym for* **processor module**. See also **pipeline**, **strand**, **thread**, and **virtual processor**.
- **processor core** Synonym for **physical core**.

**processor module** Synonym for **processor**.

**program counter** A register that contains the address of the instruction currently being executed.

- **quadword** A 16-byte datum. **Note:** The definition of this term is architecture dependent and may be different from that used in other processor architectures.
	- **R register** An integer register. Also called a general-purpose register or working register.
		- **RA** Real address.
- **RAS** Reliability, Availability, and Serviceability
- **RAW** Read After Write (hazard)
	- **rd** Rounding direction.
- **real address** An address produced by a virtual processor that refers to a particular software-visible memory location, as viewed from privileged mode. Virtual addresses are usually translated by a combination of hardware and software to real addresses, which can be used to access real memory. See also **virtual address**.
	- **reserved** Describing an instruction field, certain bit combinations within an instruction field, or a register field that is reserved for definition by future versions of the architecture.

*A reserved instruction field* must read as 0, unless the implementation supports extended instructions within the field. The behavior of an Oracle SPARC Architecture 2011 virtual processor when it encounters a nonzero value in a reserved instruction field is as defined in *[Reserved Opcodes and Instruction Fields](#page-106-0)* on page 91.

*A reserved bit combination within an instruction field* is defined in Chapter 7, *[Instructions](#page-108-0)*. In all cases, an Oracle SPARC Architecture 2011 processor must decode and trap on such reserved bit combinations.

*A reserved field within a register* reads as 0 in current implementations and, when written by software, should always be written with values of that field previously read from that register or with the value zero (as described in *[Reserved Register Fields](#page-47-0)* on page 32).

Throughout this specification, figures and tables illustrating registers and instruction encodings indicate reserved fields and reserved bit combinations with a wide ("em") dash (—).

- **restricted** Describes an address space identifier (ASI) that may be accessed only while the virtual processor is operating in privileged mode.
	- **retired** An instruction is said to be "retired" when one of the following two events has occurred: (1) A precise trap has been taken, with TPC containing the instruction's address (the instruction has not changed architectural state in this case).

(2) The instruction's execution has progressed to a point at which architectural state affected by the instruction has been updated such that all three of the following are true:

- The PC has advanced beyond the instruction.
- Except for deferred trap handlers, no consumer in the same instruction stream can see the old values and all consumers in the same instruction stream will see the new values.
- Stores are visible to all loads in the same instruction stream, including stores to noncacheable locations.
- **RMO** Abbreviation for Relaxed Memory Order (a memory model).
- **RTO** Read to Own (a type of transaction, used to request ownership of a cache line).
- **RTS** Read to Share (a type of transaction, used to request read-only access to a cache line).
- **shall** Synonym for **must**.
- **should** A keyword indicating flexibility of choice with a strongly preferred implementation. Synonym for **it is recommended**.
- **side effect** The result of a memory location having additional actions beyond the reading or writing of data. A side effect can occur when a memory operation on that location is allowed to succeed. Locations with side effects include those that, when accessed, change state or cause external events to occur. For example, some I/O devices contain registers that clear on read; others have registers that initiate operations when read. See also **prefetchable**.
	- **SIMD** Single Instruction/Multiple Data; a class of instructions that perform identical operations on multiple data contained (or "packed") in each source operand.
- **speculative load** A load operation that is issued by a virtual processor speculatively, that is, before it is known whether the load will be executed in the flow of the program. Speculative accesses are used by hardware to speed program execution and are transparent to code. An implementation, through a combination of hardware and system software, must nullify speculative loads on memory locations that have side effects; otherwise, such accesses produce unpredictable results. Contrast with **nonfaulting load**.
	- **store** An instruction that writes (but does not explicitly read) memory or writes (but does not explicitly read) location(s) in an alternate address space. Some examples of *Store* includes stores from either integer or floating-point registers, block stores, Partial Store, and alternate address space variants of those instructions. See also **load** and **load-store**, the definitions of which are mutually exclusive with *store*.
	- **strand** The hardware state that must be maintained in order to execute a software thread. See also **pipeline**, **processor**, **thread**, and **virtual processor**.
- **subnormal number** A nonzero floating-point number, the exponent of which has a value of zero. A more complete definition is provided in IEEE Standard 754-1985.
	- **superscalar** An implementation that allows several instructions to be issued, executed, and committed in one clock cycle.
- **supervisor software** Software that executes when the virtual processor is in privileged mode.
	- **synchronization** An operation that causes the processor to wait until the effects of all previous instructions are completely visible before any subsequent instructions are executed.
		- **system** A set of virtual processors that share a common hardware memory address space.
			- **taken** A control-transfer instruction (CTI) is *taken* when the CTI writes the target address value into NPC.

A trap is *taken* when the control flow changes in response to an exception, reset, Tcc instruction, or interrupt. An exception must be detected and recognized before it can cause a trap to be taken.

- **TBA** Trap base address.
- **thread** A software entity that can be executed on hardware. See also **pipeline**, **processor**, **strand**, and **virtual processor**.
- **TNPC** Trap-saved next program counter.
- **TPC** Trap-saved program counter.
- **trap** The action taken by a virtual processor when it changes the instruction flow in response to the presence of an exception, reset, a Tcc instruction, or an interrupt. The action is a vectored transfer of control to more-privileged software through a table, the address of which is specified by the privileged Trap Base Address (TBA) register. See also **exception**.
- **TSB** Translation storage buffer. A table of the address translations that is maintained by software in system memory and that serves as a cache of virtual-to-real address mappings.
- **TSO** Total Store Order (a memory model).
- **TTE** Translation Table Entry. Describes the virtual-to-real translation and page attributes for a specific page in the page table. In some cases, this term is explicitly used to refer to entries in the TSB.
- **UA-2011** Oracle SPARC Architecture 2011
- **unassigned** A value (for example, an ASI number), the semantics of which are not architecturally mandated and which may be determined independently by each implementation within any guidelines given.



## <span id="page-28-0"></span>Architecture Overview

The Oracle SPARC Architecture supports 32-bit and 64-bit integer and 32-bit, 64-bit, and 128-bit floating-point as its principal data types. The 32-bit and 64-bit floating-point types conform to IEEE Std 754-1985. The 128-bit floating-point type conforms to IEEE Std 1596.5-1992. The architecture defines general-purpose integer, floating-point, and special state/status register instructions, all encoded in 32-bit-wide instruction formats. The load/store instructions address a linear,  $2^{64}$ -byte virtual address space.

The *Oracle SPARC Architecture 2011* specification describes a processor architecture to which Sun Microsystem's SPARC processor implementations (beginning with UltraSPARC T1) comply. Future implementations are expected to comply with either this document or a later revision of this document.

The Oracle SPARC Architecture 2011 is a descendant of the SPARC V9 architecture and complies fully with the "Level 1" (nonprivileged) SPARC V9 specification.

Nonprivileged (application) software that is intended to be portable across all SPARC V9 processors should be written to adhere to *The SPARC Architecture Manual-Version* 9.

Material in this document specific to Oracle SPARC Architecture 2011 processors may not apply to SPARC V9 processors produced by other vendors.

In this specification, the word *architecture* refers to the processor features that are visible to an assembly language programmer or to a compiler code generator. It does not include details of the implementation that are not visible or easily observable by software, nor those that only affect timing (performance).

## 3.1 The Oracle SPARC Architecture 2011

This section briefly describes features, attributes, and components of the Oracle SPARC Architecture 2011 and, further, describes correct implementation of the architecture specification and SPARC V9 compliance levels.

### 3.1.1 Features

The Oracle SPARC Architecture 2011, like its ancestor SPARC V9, includes the following principal features:

- **A linear 64-bit address space** with 64-bit addressing.
- **32-bit wide instructions** These are aligned on 32-bit boundaries in memory. Only load and store instructions access memory and perform I/O.
- **Few addressing modes** A memory address is given as either "register + register" or "register + immediate".
- **Triadic register addresses** Most computational instructions operate on two register operands or one register and a constant and place the result in a third register.
- **A large windowed register file** At any one instant, a program sees 8 global integer registers plus a 24-register window of a larger register file. The windowed registers can be used as a cache of procedure arguments, local values, and return addresses.
- **Floating point** The architecture provides an IEEE 754-compatible floating-point instruction set, operating on a separate register file that provides 32 single-precision (32-bit), 32 double-precision (64-bit), and 16 quad-precision (128-bit) overlayed registers.
- **Fast trap handlers** Traps are vectored through a table.
- **Multiprocessor synchronization instructions** Multiple variations of atomic load-store memory operations are supported.
- **Predicted branches** The branch with prediction instructions allows the compiler or assembly language programmer to give the hardware a hint about whether a branch will be taken.
- **Branch elimination instructions** Several instructions can be used to eliminate branches altogether (for example, Move on Condition). Eliminating branches increases performance in superscalar and superpipelined implementations.
- **Hardware trap stack** A hardware trap stack is provided to allow nested traps. It contains all of the machine state necessary to return to the previous trap level. The trap stack makes the handling of faults and error conditions simpler, faster, and safer.

In addition, Oracle SPARC Architecture 2011 includes the following features that were not present in the SPARC V9 specification:

- **Hyperprivileged mode**, which simplifies porting of operating systems, supports far greater portability of operating system (privileged) software, and supports the ability to run multiple simultaneous guest operating systems. (hyperprivileged mode is described in detail in the Hyperprivileged version of this specification)
- **Multiple levels of global registers** Instead of the two 8-register sets of global registers specified in the SPARC V9 architecture, Oracle SPARC Architecture 2011 provides multiple sets; typically, one set is used at each trap level.
- **Extended instruction set** Oracle SPARC Architecture 2011 provides many instruction set extensions, including the VIS instruction set for "vector" (SIMD) data operations.
- **More detailed, specific instruction descriptions** Oracle SPARC Architecture 2011 provides many more details regarding what exceptions can be generated by each instruction and the specific conditions under which those exceptions can occur. Also, detailed lists of valid ASIs are provided for each load/store instruction from/to alternate space.
- **Detailed MMU architecture** Oracle SPARC Architecture 2011 provides a blueprint for the software view of the UltraSPARC MMU (TTEs and TSBs).

### 3.1.2 Attributes

Oracle SPARC Architecture 2011 is a processor *instruction set architecture* (ISA) derived from SPARC V8 and SPARC V9, which in turn come from a reduced instruction set computer (RISC) lineage. As an architecture, Oracle SPARC Architecture 2011 allows for a spectrum of processor and system *implementations* at a variety of price/performance points for a range of applications, including scientific/engineering, programming, real-time, and commercial applications.

#### 3.1.2.1 Design Goals

The Oracle SPARC Architecture 2011 architecture is designed to be a target for optimizing compilers and high-performance hardware implementations. This specification documents the Oracle SPARC Architecture 2011 and provides a design spec against which an implementation can be verified, using appropriate verification software.

#### 3.1.2.2 Register Windows

The Oracle SPARC Architecture 2011 architecture is derived from the SPARC architecture, which was formulated at Sun Microsystems in 1984 through1987. The SPARC architecture is, in turn, based on the RISC I and II designs engineered at the University of California at Berkeley from 1980 through 1982. The SPARC "register window" architecture, pioneered in the UC Berkeley designs, allows for straightforward, high-performance compilers and a reduction in memory load/store instructions.

Note that privileged software, not user programs, manages the register windows. Privileged software can save a minimum number of registers (approximately 24) during a context switch, thereby optimizing context-switch latency.

## 3.1.3 System Components

The Oracle SPARC Architecture 2011 allows for a spectrum of subarchitectures, such as cache system.

#### 3.1.3.1 Binary Compatibility

The most important mandate for the Oracle SPARC Architecture is compatibility across implementations of the architecture for application (nonprivileged) software, down to the binary level. Binaries executed in nonprivileged mode should behave identically on all Oracle SPARC Architecture systems when those systems are running an operating system known to provide a standard execution environment. One example of such a standard environment is the SPARC V9 Application Binary Interface (ABI).

Although different Oracle SPARC Architecture 2011 systems can execute nonprivileged programs at different rates, they will generate the same results as long as they are run under the same memory model. See [Chapter 9,](#page-396-0) *Memory*, for more information.

Additionally, Oracle SPARC Architecture 2011 is binary upward-compatible from SPARC V9 for applications running in nonprivileged mode that conform to the SPARC V9 ABI and upwardcompatible from SPARC V8 for applications running in nonprivileged mode that conform to the SPARC V8 ABI.

#### 3.1.3.2 Oracle SPARC Architecture 2011 MMU

Although the SPARC V9 architecture allows its implementations freedom in their MMU designs, Oracle SPARC Architecture 2011 defines a common MMU architecture (see [Chapter 14,](#page-460-0) *Memory [Management](#page-460-0)*) with some specifics left to implementations (see processor implementation documents).

#### 3.1.3.3 Privileged Software

Oracle SPARC Architecture 2011 does not assume that all implementations must execute identical privileged software (operating systems). Thus, certain traits that are visible to privileged software may be tailored to the requirements of the system.

## 3.1.4 Architectural Definition

The Oracle SPARC Architecture 2011 is defined by the chapters and appendixes of this specification. A correct implementation of the architecture interprets a program strictly according to the rules and algorithms specified in the chapters and appendixes.

Oracle SPARC Architecture 2011 defines a set of implementations that conform to the SPARC V9 architecture, Level 1.

## 3.1.5 Oracle SPARC Architecture 2011 Compliance with SPARC V9 Architecture

Oracle SPARC Architecture 2011 fully complies with SPARC V9 Level 1 (nonprivileged). It partially complies with SPARC V9 Level 2 (privileged).

## 3.1.6 Implementation Compliance with Oracle SPARC Architecture 2011

Compliant implementations must not add to or deviate from this standard except in aspects described as implementation dependent. Appendix B, *[Implementation Dependencies](#page-486-0)* lists all Oracle SPARC Architecture 2011, SPARC V9, and SPARC V8 implementation dependencies. Documents for specific Oracle SPARC Architecture 2011 processor implementations describe the manner in which implementation dependencies have been resolved in those implementations.

**IMPL. DEP. #1-V8:** Whether an instruction complies with Oracle SPARC Architecture 2011 by being implemented directly by hardware, simulated by software, or emulated by firmware is implementation dependent.

## 3.2 Processor Architecture

An Oracle SPARC Architecture processor logically consists of an integer unit (IU) and a floating-point unit (FPU), each with its own registers. This organization allows for implementations with concurrent integer and floating-point instruction execution. Integer registers are 64 bits wide; floating-point registers are 32, 64, or 128 bits wide. Instruction operands are single registers, register pairs, register quadruples, or immediate constants.

An Oracle SPARC Architecture virtual processor can run in *nonprivileged* mode, *privileged* mode, or in mode(s) of greater privilege. In privileged mode, the processor can execute nonprivileged and privileged instructions. In nonprivileged mode, the processor can only execute nonprivileged instructions. In nonprivileged or privileged mode, an attempt to execute an instruction requiring greater privilege than the current mode causes a trap.

## 3.2.1 Integer Unit (IU)

An Oracle SPARC Architecture 2011 implementation's integer unit contains the general-purpose registers and controls the overall operation of the virtual processor. The IU executes the integer arithmetic instructions and computes memory addresses for loads and stores. It also maintains the program counters and controls instruction execution for the FPU.

**IMPL. DEP. #2-V8:** An Oracle SPARC Architecture implementation may contain from 72 to 640 general-purpose 64-bit R registers. This corresponds to a grouping of the registers into  $MAXPGL + 1$ sets of global R registers plus a circular stack of N\_REG\_WINDOWS sets of 16 registers each, known as register windows. The number of register windows present (N\_REG\_WINDOWS) is implementation dependent, within the range of 3 to 32 (inclusive).

## 3.2.2 Floating-Point Unit (FPU)

An Oracle SPARC Architecture 2011 implementation's FPU has thirty-two 32-bit (single-precision) floating-point registers, thirty-two 64-bit (double-precision) floating-point registers, and sixteen 128 bit (quad-precision) floating-point registers, some of which overlap.

If no FPU is present, then it appears to software as if the FPU is permanently disabled.

If the FPU is not enabled, then an attempt to execute a floating-point instruction generates an fp\_disabled trap and the fp\_disabled trap handler software must either

- Enable the FPU (if present) and reexecute the trapping instruction, or
- Emulate the trapping instruction in software.

## 3.3 Instructions

Instructions fall into the following basic categories:

- Memory access
- Integer arithmetic / logical / shift
- Control transfer
- State register access
- Floating-point operate
- Conditional move
- Register window management
- SIMD (single instruction, multiple data) instructions

These classes are discussed in the following subsections.

### 3.3.1 Memory Access

Load, store, load-store, and PREFETCH instructions are the only instructions that access memory. They use two R registers or an R register and a signed 13-bit immediate value to calculate a 64-bit, byte-aligned memory address. The Integer Unit appends an ASI to this address.

The destination field of the load/store instruction specifies either one or two R registers or one, two, or four F registers that supply the data for a store or that receive the data from a load.

Integer load and store instructions support byte, halfword (16-bit), word (32-bit), and extended-word (64-bit) accesses. There are versions of integer load instructions that perform either sign-extension or zero-extension on 8-bit, 16-bit, and 32-bit values as they are loaded into a 64-bit destination register. Floating-point load and store instructions support word, doubleword, and quadword<sup>1</sup> memory accesses.

<sup>1.</sup> No Oracle SPARC Architecture processor currently implements the LDQF instruction in hardware; it generates an exception and is emulated in software running at a higher privilege level.

CASA, CASXA, and LDSTUB are special atomic memory access instructions that concurrent processes use for synchronization and memory updates.

> **Note** | The SWAP instruction is also specified, but it is deprecated and should not be used in newly developed software.

The (nonportable) LDTXA instruction supplies an atomic 128-bit (16-byte) load that is important in certain system software applications.

#### 3.3.1.1 Memory Alignment Restrictions

A memory access on an Oracle SPARC Architecture virtual processor must typically be aligned on an address boundary greater than or equal to the size of the datum being accessed. An improperly aligned address in a load, store, or load-store in instruction may trigger an exception and cause a subsequent trap. For details, see *[Memory Alignment Restrictions](#page-92-0)* on page 77.

#### 3.3.1.2 Addressing Conventions

The Oracle SPARC Architecture uses big-endian byte order by default: the address of a quadword, doubleword, word, or halfword is the address of its most significant byte. Increasing the address means decreasing the significance of the unit being accessed. All instruction accesses are performed using big-endian byte order.

The Oracle SPARC Architecture also supports little-endian byte order for data accesses only: the address of a quadword, doubleword, word, or halfword is the address of its least significant byte. Increasing the address means increasing the significance of the data unit being accessed.

Addressing conventions are illustrated in FIGURE 6-2 [on page 79](#page-94-0) and FIGURE 6-3 [on page 81](#page-96-0).

#### 3.3.1.3 Addressing Range

**IMPL. DEP. #405-S10:** An Oracle SPARC Architecture implementation may support a full 64-bit virtual address space or a more limited range of virtual addresses. In an implementation that does not support a full 64-bit virtual address space, the supported range of virtual addresses is restricted to two equal-sized ranges at the extreme upper and lower ends of 64-bit addresses; that is, for *n*-bit virtual addresses, the valid address ranges are 0 to  $2^{n-1}$  – 1 and  $2^{64}$  –  $2^{n-1}$  to  $2^{64}$  – 1.

#### 3.3.1.4 Load/Store Alternate

Variants of load/store instructions, the *load/store alternate* instructions, can specify an arbitrary 8-bit address space identifier for the load/store data access.

Access to alternate spaces  $00_{16}$ -2 $F_{16}$  is restricted to privileged software, access to alternate spaces  $30_{16}$ –7F<sub>16</sub> is restricted to hyperprivileged software, and access to alternate spaces  $80_{16}$ –FF<sub>16</sub> is unrestricted. Some of the ASIs are available for implementation-dependent uses. Privileged software can use the implementation-dependent ASIs to access special protected registers, such as cache control registers, virtual processor state registers, and other processor-dependent or system-dependent values. See *[Address Space Identifiers \(ASIs\)](#page-96-1)* on page 81 for more information.

Alternate space addressing is also provided for the atomic memory access instructions LDSTUBA, CASA, and CASXA.

> **Note** | The SWAPA instruction is also specified, but it is deprecated and should not be used in newly developed software.

#### 3.3.1.5 Separate Instruction and Data Memories

The interpretation of addresses can be unified, in which case the same translations and caching are applied to both instructions and data. Alternatively, addresses can be "split", in which case instruction references use one caching and translation mechanism and data references use another, although the same underlying main memory is shared.

In such split-memory systems, the coherency mechanism may be split, so a write<sup>1</sup> into data memory is not immediately reflected in instruction memory. For this reason, programs that modify their own instruction stream (self-modifying  $\text{code}^2$ ) and that wish to be portable across all Oracle SPARC Architecture (and SPARC V9) processors must issue FLUSH instructions, or a system call with a similar effect, to bring the instruction and data caches into a consistent state.

An Oracle SPARC Architecture virtual processor may or may not have coherent instruction and data caches. Even if an implementation does have coherent instruction and data caches, a FLUSH instruction is required for self-modifying code — not for cache coherency, but to flush pipeline instruction buffers that contain unmodified instructions which may have been subsequently modified.

#### 3.3.1.6 Input/Output (I/O)

The Oracle SPARC Architecture assumes that input/output registers are accessed through load/store alternate instructions, normal load/store instructions, or read/write Ancillary State Register instructions (RDasr, WRasr).

**IMPL. DEP. #123-V9:** The semantic effect of accessing input/output (I/O) locations is implementation dependent.

**IMPL. DEP. #6-V8:** Whether the I/O registers can be accessed by nonprivileged code is implementation dependent.

**IMPL. DEP. #7-V8:** The addresses and contents of I/O registers are implementation dependent.

#### 3.3.1.7 Memory Synchronization

Two instructions are used for synchronization of memory operations: FLUSH and MEMBAR. Their operation is explained in *[Flush Instruction Memory](#page-181-0)* on page 166 and *[Memory Barrier](#page-271-0)* on page 256, respectively.

> **Note** STBAR is also available, but it is deprecated and should not be used in newly developed software.

## 3.3.2 Integer Arithmetic / Logical / Shift Instructions

The arithmetic/logical/shift instructions perform arithmetic, tagged arithmetic, logical, and shift operations. With one exception, these instructions compute a result that is a function of two source operands; the result is either written into a destination register or discarded. The exception, SETHI, can be used in combination with other arithmetic and/or logical instructions to create a constant in an R register.

Shift instructions shift the contents of an R register left or right by a given number of bits ("shift count"). The shift distance is specified by a constant in the instruction or by the contents of an R register.

<sup>&</sup>lt;sup>1.</sup> this includes use of store instructions (executed on the same or another virtual processor) that write to instruction memory, or any other means of writing into instruction memory (for example, DMA)

 $2.$  this is practiced, for example, by software such as debuggers and dynamic linkers

## 3.3.3 Control Transfer

Control-transfer instructions (CTIs) include PC-relative branches and calls, register-indirect jumps, and conditional traps. Most of the control-transfer instructions are delayed; that is, the instruction immediately following a control-transfer instruction in logical sequence is dispatched before the control transfer to the target address is completed. Note that the next instruction in logical sequence may not be the instruction following the control-transfer instruction in memory.

The instruction following a delayed control-transfer instruction is called a *delay* instruction. Setting the *annul bit* in a conditional delayed control-transfer instruction causes the delay instruction to be annulled (that is, to have no effect) if and only if the branch is not taken. Setting the annul bit in an *un*conditional delayed control-transfer instruction ("branch always") causes the delay instruction to be always annulled.

> **Note** | The SPARC V8 architecture specified that the delay instruction was always fetched, even if annulled, and that an annulled instruction could not cause any traps. The SPARC V9 architecture does not require the delay instruction to be fetched if it is annulled.

Branch and CALL instructions use PC-relative displacements. The jump and link (JMPL) and return (RETURN) instructions use a register-indirect target address. They compute their target addresses either as the sum of two R registers or as the sum of an R register and a 13-bit signed immediate value. The "branch on condition codes without prediction" instruction provides a displacement of  $\pm 8$ Mbytes; the "branch on condition codes with prediction" instruction provides a displacement of  $\pm 1$ Mbyte; the "branch on register contents" instruction provides a displacement of ±128 Kbytes; and the CALL instruction's 30-bit word displacement allows a control transfer to any address within  $\pm 2$ gigabytes  $(\pm 2^{31}$  bytes).

> **Note** | The return from privileged trap instructions (DONE and RETRY) get their target address from the appropriate TPC or TNPC register.

## 3.3.4 State Register Access

#### 3.3.4.1 Ancillary State Registers

The read and write ancillary state register instructions read and write the contents of ancillary state registers visible to nonprivileged software (Y, CCR, ASI, PC, TICK, and FPRS) and some registers visible only to privileged software (SOFTINT and STICK\_CMPR).

**IMPL. DEP. #8-V8-Cs20:** Ancillary state registers (ASRs) in the range 0–27 that are not defined in Oracle SPARC Architecture 2011 are reserved for future architectural use.

**IMPL. DEP. #9-V8-Cs20:** The privilege level required to execute each of the implementationdependent read/write ancillary state register instructions (for ASRs 28–31) is implementation dependent.

#### 3.3.4.2 PR State Registers

The read and write privileged register instructions (RDPR and WRPR) read and write the contents of state registers visible only to privileged software (TPC, TNPC, TSTATE, TT, TICK, TBA, PSTATE, TL, PIL, CWP, CANSAVE, CANRESTORE, CLEANWIN, OTHERWIN, and WSTATE).
## 3.3.5 Floating-Point Operate

Floating-point operate (FPop) instructions perform all floating-point calculations; they are register-toregister instructions that operate on the floating-point registers. FPops compute a result that is a function of one , two, or three source operands. The groups of instructions that are considered FPops are listed in *[Floating-Point Operate \(FPop\) Instructions](#page-105-0)* on page 90.

## 3.3.6 Conditional Move

Conditional move instructions conditionally copy a value from a source register to a destination register, depending on an integer or floating-point condition code or on the contents of an integer register. These instructions can be used to reduce the number of branches in software.

## 3.3.7 Register Window Management

Register window instructions manage the register windows. SAVE and RESTORE are nonprivileged and cause a register window to be pushed or popped. FLUSHW is nonprivileged and causes all of the windows except the current one to be flushed to memory. SAVED and RESTORED are used by privileged software to end a window spill or fill trap handler.

## 3.3.8 SIMD

Oracle SPARC Architecture 2011 includes SIMD (single instruction, multiple data) instructions, also known as "vector" instructions, which allow a single instruction to perform the same operation on multiple data items, totalling 64 bits, such as eight 8-bit, four 16-bit, or two 32-bit data items. These operations are part of the "VIS" extensions.

# 3.4 Traps

A *trap* is a vectored transfer of control to privileged software through a trap table that may contain the first 8 instructions (32 for some frequently used traps) of each trap handler. The base address of the table is established by software in a state register (the Trap Base Address register, TBA. The displacement within the table is encoded in the type number of each trap and the level of the trap. Part of the trap table is reserved for hardware traps, and part of it is reserved for software traps generated by trap (Tcc) instructions.

A trap causes the current PC and NPC to be saved in the TPC and TNPC registers. It also causes the CCR, ASI, PSTATE, and CWP registers to be saved in TSTATE. TPC, TNPC, and TSTATE are entries in a hardware trap stack, where the number of entries in the trap stack is equal to the number of supported trap levels. A trap also sets bits in the PSTATE register and typically increments the GL register. Normally, the CWP is not changed by a trap; on a window spill or fill trap, however, the CWP is changed to point to the register window to be saved or restored.

A trap can be caused by a Tcc instruction, an asynchronous exception, an instruction-induced exception, or an interrupt request not directly related to a particular instruction. Before executing each instruction, a virtual processor determines if there are any pending exceptions or interrupt requests. If any are pending, the virtual processor selects the highest-priority exception or interrupt request and causes a trap.

See [Chapter 12,](#page-432-0) *Traps*, for a complete description of traps.

# Data Formats

The Oracle SPARC Architecture recognizes these fundamental data types:

- Signed integer: 8, 16, 32, and 64 bits
- Unsigned integer: 8, 16, 32, and 64 bits
- SIMD data formats: Uint8 SIMD (32 bits), Int16 SIMD (64 bits), and Int32 SIMD (64 bits)
- Floating point: 32, 64, and 128 bits

The widths of the data types are as follows:

- Byte: 8 bits
- Halfword: 16 bits
- Word: 32 bits
- Tagged word: 32 bits (30-bit value plus 2-bit tag)
- Doubleword/Extended-word: 64 bits
- Quadword: 128 bits

The signed integer values are stored as two's-complement numbers with a width commensurate with their range. Unsigned integer values, bit vectors, Boolean values, character strings, and other values representable in binary form are stored as unsigned integers with a width commensurate with their range. The floating-point formats conform to the IEEE Standard for Binary Floating-point Arithmetic, IEEE Std 754-1985. In tagged words, the least significant two bits are treated as a tag; the remaining 30 bits are treated as a signed integer.

Data formats are described in these sections:

- **[Integer Data Formats](#page-39-0)** on page 24.
- **[Floating-Point Data Formats](#page-42-0)** on page 27.
- **[SIMD Data Formats](#page-44-0)** on page 29.

Names are assigned to individual subwords of the multiword data formats as described in these sections:

- **[Signed Integer Doubleword \(64 bits\)](#page-40-0)** on page 25.
- **[Unsigned Integer Doubleword \(64 bits\)](#page-41-0)** on page 26.
- **[Floating Point, Double Precision \(64 bits\)](#page-42-1)** on page 27.
- **[Floating Point, Quad Precision \(128 bits\)](#page-43-0)** on page 28.

# <span id="page-39-1"></span><span id="page-39-0"></span>4.1 Integer Data Formats

[TABLE 4-1](#page-39-1) describes the width and ranges of the signed, unsigned, and tagged integer data formats.

Data Type	Width (bits)	Range
Signed integer byte	8	$-2^7$ to $2^7$ – 1
Signed integer halfword	16	$-2^{15}$ to $2^{15}$ – 1
Signed integer word	32	$-2^{31}$ to $2^{31}$ – 1
Signed integer doubleword/extended-word	64	$-2^{63}$ to $2^{63}$ – 1
Unsigned integer byte	8	0 to $2^8 - 1$
Unsigned integer halfword	16	0 to $2^{16}$ – 1
Unsigned integer word	32	0 to $2^{32} - 1$
Unsigned integer doubleword/extended-word	64	0 to $2^{64}$ – 1
Integer tagged word	32	0 to $2^{30}$ – 1

**TABLE 4-1** Signed Integer, Unsigned Integer, and Tagged Format Ranges

[TABLE 4-2](#page-39-2) describes the memory and register alignment for multiword integer data. All registers in the integer register file are 64 bits wide, but can be used to contain smaller (narrower) data sizes. Note that there is no difference between integer extended-words and doublewords in memory; the only difference is how they are represented in registers.

<span id="page-39-2"></span>**TABLE 4-2** Integer Doubleword/Extended-word Alignment

		<b>Memory Address</b>		<b>Register Number</b>		
Subformat <b>Name</b>	<b>Subformat Field</b>	Required Alignment	<b>Address</b> $(biq-endian)^1$	Required Alignment	Register <b>Number</b>	
$SD-0$	signed_dbl_integer{63:32}	$\ln \text{mod } 8 = 0$	$\boldsymbol{n}$	$ r \bmod 2 = 0$	r	
$SD-1$	signed_dbl_integer $\{31:0\}$	$(n + 4) \text{ mod } 8 = 4$ $n + 4$		$(r + 1)$ mod 2 = 1 $r + 1$		
$\overline{\text{SX}}$	signed_ext_integer ${63:0}$	$n \mod 8 = 0$	$\boldsymbol{n}$			
$ UD-0 $	unsigned_dbl_integer ${63:32}$	$n \mod 8 = 0$	$\boldsymbol{n}$	$ r \bmod 2 = 0$	r	
$ UD-1 $	unsigned_dbl_integer $\{31:0\}$	$(n + 4) \text{ mod } 8 = 4 \quad n + 4$		$(r + 1) \text{ mod } 2 = 1$ $r + 1$		
<b>IUX</b>	unsigned_ext_integer ${63:0}$	$n \mod 8 = 0$	n		r	

1. The Memory Address in this table applies to big-endian memory accesses. Word and byte order are reversed when little-endian accesses are used.

The data types are illustrated in the following subsections.

# 4.1.1 Signed Integer Data Types

Figures in this section illustrate the following signed data types:

- Signed integer byte
- Signed integer halfword
- Signed integer word
- Signed integer doubleword
- Signed integer extended-word

### 4.1.1.1 Signed Integer Byte, Halfword, and Word

[FIGURE 4-1](#page-40-1) illustrates the signed integer byte, halfword, and word data formats.



<span id="page-40-1"></span>**FIGURE 4-1** Signed Integer Byte, Halfword, and Word Data Formats

### <span id="page-40-0"></span>4.1.1.2 Signed Integer Doubleword (64 bits)

[FIGURE 4-2](#page-40-2) illustrates both components (SD-0 and SD-1) of the signed integer double data format.



<span id="page-40-2"></span>**FIGURE 4-2** Signed Integer Double Data Format

### 4.1.1.3 Signed Integer Extended-Word (64 bits)

[FIGURE 4-3](#page-40-3) illustrates the signed integer extended-word (SX) data format.



**FIGURE 4-3** Signed Integer Extended-Word Data Format

# <span id="page-40-3"></span>4.1.2 Unsigned Integer Data Types

Figures in this section illustrate the following unsigned data types:

- Unsigned integer byte
- Unsigned integer halfword
- Unsigned integer word
- Unsigned integer doubleword
- Unsigned integer extended-word

### 4.1.2.1 Unsigned Integer Byte, Halfword, and Word

[FIGURE 4-4](#page-41-1) illustrates the unsigned integer byte data format.



<span id="page-41-1"></span>

### <span id="page-41-0"></span>4.1.2.2 Unsigned Integer Doubleword (64 bits)

[FIGURE 4-5](#page-41-2) illustrates both components (UD-0 and UD-1) of the unsigned integer double data format.



<span id="page-41-2"></span>**FIGURE 4-5** Unsigned Integer Double Data Format

### 4.1.2.3 Unsigned Extended Integer (64 bits)

[FIGURE 4-6](#page-41-3) illustrates the unsigned extended integer (UX) data format.



**FIGURE 4-6** Unsigned Extended Integer Data Format

# <span id="page-41-3"></span>4.1.3 Tagged Word (32 bits)

[FIGURE 4-7](#page-41-4) illustrates the tagged word data format.



<span id="page-41-4"></span>

# <span id="page-42-0"></span>4.2 Floating-Point Data Formats

Single-precision, double-precision, and quad-precision floating-point data types are described below.

# 4.2.1 Floating Point, Single Precision (32 bits)

[FIGURE 4-8](#page-42-2) illustrates the floating-point single-precision data format, and [TABLE 4-3](#page-42-3) describes the formats.



<span id="page-42-2"></span>**FIGURE 4-8** Floating-Point Single-Precision Data Format

<span id="page-42-3"></span>**TABLE 4-3** Floating-Point Single-Precision Format Definition

$s = sign(1 bit)$ $e = biased exponent (8 bits)$ $f = fraction (23 bits)$ $u =$ undefined	
Normalized value ( $0 < e < 255$ ):	$(-1)^{s} \times 2^{e-127} \times 1.f$
Subnormal value ( $e = 0$ ):	$(-1)^{s} \times 2^{-126} \times 0.f$
Zero (e = 0, f = 0)	$(-1)^{s} \times 0$
Signalling NaN	$s = u$ ; $e = 255$ (max); $f = 0uu$ --uu (At least one bit of the fraction must be nonzero)
Ouiet NaN	$s = u$ ; e = 255 (max); f = .1uu--uu
$-\infty$ (negative infinity)	$s = 1$ ; $e = 255$ (max); $f = .000 - 00$
$+ \infty$ (positive infinity)	$s = 0$ ; $e = 255$ (max); $f = .000 - 00$

## <span id="page-42-1"></span>4.2.2 Floating Point, Double Precision (64 bits)

[FIGURE 4-9](#page-42-4) illustrates both components (FD-0 and FD-1) of the floating-point double-precision data format, and [TABLE 4-4](#page-43-1) describes the formats.



<span id="page-42-4"></span>**FIGURE 4-9** Floating-Point Double-Precision Data Format

<span id="page-43-1"></span>**TABLE 4-4** Floating-Point Double-Precision Format Definition



# <span id="page-43-0"></span>4.2.3 Floating Point, Quad Precision (128 bits)

[FIGURE 4-10](#page-43-2) illustrates all four components (FQ-0 through FQ-3) of the floating-point quad-precision data format, and [TABLE 4-5](#page-43-3) describes the formats.



<span id="page-43-2"></span>**FIGURE 4-10** Floating-Point Quad-Precision Data Format

<span id="page-43-3"></span>**TABLE 4-5** Floating-Point Quad-Precision Format Definition

$s = sign(1 bit)$ $e = biased exponent (15 bits)$ $f = fraction (112 bits)$ $u =$ undefined	
Normalized value $(0 < e < 32767)$ :	$(-1)^8 \times 2^{e-16383} \times 1.f$
Subnormal value ( $e = 0$ ):	$(-1)^8 \times 2^{-16382} \times 0.5$
Zero (e = 0, f = 0)	$(-1)^{s} \times 0$
Signalling NaN	$s = u$ ; $e = 32767$ (max); $f = 0.0u$ --uu (At least one bit of the fraction must be nonzero)

**TABLE 4-5** Floating-Point Quad-Precision Format Definition *(Continued)*

$s = sign(1 bit)$ $e = biased exponent (15 bits)$ $f = fraction (112 bits)$ $u =$ undefined	
Ouiet NaN	$s = u$ ; e = 32767 (max); f = .1uu--uu
$-\infty$ (negative infinity)	$s = 1$ ; e = 32767 (max); f = .000--00
$+ \infty$ (positive infinity)	$s = 0$ ; e = 32767 (max); f = .000--00

### 4.2.4 Floating-Point Data Alignment in Memory and Registers

[TABLE 4-6](#page-44-1) describes the address and memory alignment for floating-point data.

<span id="page-44-1"></span>**TABLE 4-6** Floating-Point Doubleword and Quadword Alignment

		<b>Memory Address</b>		<b>Register Number</b>	
Subformat Name	<b>Subformat Field</b>	Required Alignment	<b>Address</b> $(biq-endian)^*$	Required Alignment	Register <b>Number</b>
$FD-0$	$s:exp{10:0}:fraction{51:32}$	$\sqrt{0}$ mod 4 <sup>+</sup>	$\boldsymbol{n}$	$ 0 \mod 2 $	f
$FD-1$	fraction $\{31:0\}$	$\sqrt{0}$ mod 4 <sup>+</sup>	$n + 4$	$1 \mod 2$	$f+1^{\lozenge}$
$FQ-0$	s:exp{14:0}:fraction{111:96}	$\frac{10 \text{ mod } 4}{ }$	$\boldsymbol{n}$	$\sqrt{0}$ mod 4	f
$FQ-1$	fraction $(95:64)$	$\log$ mod 4 $\pm$	$n + 4$	$1 \mod 4$	$f+1^{\lozenge}$
$FQ-2$	fraction ${63:32}$	0 mod 4 $\pm$	$n+8$	$ 2 \text{ mod } 4 $	$f+2$
$FO-3$	fraction $\{31:0\}$	$ 0 \bmod 4 $	$n + 12$	13 <b>mod</b> 4	$f + 3^{\lozenge}$

The memory Address in this table applies to big-endian memory accesses. Word and byte order are reversed when little-endian accesses are used.

† Although a floating-point doubleword is required only to be word-aligned in memory, it is recommended that it be doubleword-aligned (that is, the address of its FD-0 word should be 0 **mod** 8 so that it can be accessed with doubleword loads/stores instead of multiple singleword loads/stores).

‡ Although a floating-point quadword is required only to be word-aligned in memory, it is recommended that it be quadword-aligned (that is, the address of its FQ-0 word should be 0 **mod** 16).

 $\%$  Note that this 32-bit floating-point register is only directly addressable in the lower half of the register file (that is, if its register number is  $\leq$  31).

# <span id="page-44-0"></span>4.3 SIMD Data Formats

SIMD (single instruction/multiple data) instructions perform identical operations on multiple data contained ("packed") in each source operand. This section describes the data formats used by SIMD instructions.

Conversion between the different SIMD data formats can be achieved through SIMD multiplication or by the use of the SIMD data formatting instructions.

#### **Programming** | The SIMD data formats can be used in graphics calculations to **Note** represent intensity values for an image (e.g., α, B, G, R).

Intensity values are typically grouped in one of two ways, when using SIMD data formats:

- Band interleaved images, with the various color components of a point in the image stored together, and
- Band sequential images, with all of the values for one color component stored together.

## 4.3.1 Uint8 SIMD Data Format

The Uint8 SIMD data format consists of four unsigned 8-bit integers contained in a 32-bit word (see [FIGURE 4-11\)](#page-45-0).





**FIGURE 4-11** Uint8 SIMD Data Format

# <span id="page-45-0"></span>4.3.2 Int16 SIMD Data Formats

The Int16 SIMD data format consists of four signed 16-bit integers contained in a 64-bit word (see [FIGURE 4-12](#page-45-1)).



**FIGURE 4-12** Int16 SIMD Data Format

# <span id="page-45-1"></span>4.3.3 Int32 SIMD Data Format

The Int32 SIMD data format consists of two signed 32-bit integers contained in a 64-bit word (see [FIGURE 4-13](#page-45-2)).



<span id="page-45-2"></span>**FIGURE 4-13** Int32 SIMD Data Format

**Programming** | The integer SIMD data formats can be used to hold fixed-point **Note** data. The position of the binary point in a SIMD datum is implied by the programmer and does not influence the computations performed by instructions that operate on that SIMD data format.

# Registers

The following registers are described in this chapter:

- **General-Purpose R [Registers on page 32.](#page-47-0)**
- **[Floating-Point Registers](#page-53-0)** on page 38.
- **[Floating-Point State Register \(](#page-57-0)FSR)** on page 42.
- **[Ancillary State Registers](#page-63-0)** on page 48. The following registers are included in this category:
	- **[32-bit Multiply/Divide Register \(](#page-65-0)Y) (ASR 0)** on page 50.
	- **[Integer Condition Codes Register \(](#page-65-1)CCR) (ASR 2) on page 50.**
	- **[Address Space Identifier \(](#page-66-0)ASI) Register (ASR 3)** on page 51.
	- **Tick (TICK[\) Register \(ASR 4\)](#page-67-0)** on page 52.
	- **[Program Counters \(](#page-68-0)PC, NPC) (ASR 5)** on page 53.
	- **[Floating-Point Registers State \(](#page-68-1)FPRS) Register (ASR 6)** on page 53.
	- **[General Status Register \(](#page-69-0)GSR) (ASR 19)** on page 54.
	- **SOFTINT<sup>P</sup> [Register \(ASRs 20, 21, 22\)](#page-70-0)** on page 55.
	- **SOFTINT\_SET<sup>P</sup> [Pseudo-Register \(ASR 20\)](#page-70-1)** on page 55.
	- **SOFTINT\_CLR<sup>P</sup> [Pseudo-Register \(ASR 21\)](#page-71-0)** on page 56.
	- **System Tick (STICK[\) Register \(ASR 24\)](#page-71-1)** on page 56.
	- **System Tick Compare (STICK\_CMPR<sup>P</sup>) Register (ASR 25)** on page 57.
	- **[Compatibility Feature Register \(](#page-74-0)CFR) (ASR 26)** on page 59.
	- **[Compatibility Feature Register \(](#page-74-0)CFR) (ASR 26)** on page 59.
- **[Register-Window PR State Registers](#page-76-0)** on page 61. The following registers are included in this subcategory:
	- **[Current Window Pointer \(](#page-76-1)CWP<sup>P</sup>) Register (PR 9)** on page 61.
	- **Savable Windows (CANSAVE[P\) Register \(PR 10\)](#page-77-0)** on page 62.
	- **Restorable Windows (CANRESTORE[P\) Register \(PR 11\)](#page-77-1)** on page 62.
	- **Clean Windows (CLEANWIN[P\) Register \(PR 12\)](#page-77-2)** on page 62.
	- **Other Windows (OTHERWIN<sup>P</sup>) Register (PR 13)** on page 63.
	- **Window State (WSTATE<sup>P</sup>) Register (PR 14)** on page 63.
- **[Non-Register-Window PR State Registers](#page-80-0)** on page 65. The following registers are included in this subcategory:
	- **[Trap Program Counter \(](#page-80-1)TPCP) Register (PR 0)** on page 65.
	- **Trap Next PC (TNPC[P\) Register \(PR 1\)](#page-80-2)** on page 65.
	- **Trap State (TSTATE[P\) Register \(PR 2\)](#page-81-0)** on page 66.
	- **Trap Type (TT[P\) Register \(PR 3\)](#page-82-0)** on page 67.
	- **Trap Base Address (TBA[P\) Register \(PR 5\)](#page-82-1)** on page 67.
	- **Processor State (PSTATE[P\) Register \(PR 6\)](#page-83-0)** on page 68.
	- **[Trap Level Register \(](#page-86-0)** $TL^P$ **) (PR 7)** on page 71.
	- **[Processor Interrupt Level \(](#page-87-0)PILP) Register (PR 8)** on page 72.
	- **[Global Level Register \(](#page-88-0)GL<sup>P</sup>) (PR 16)** on page 73.

There are additional registers that may be accessed through ASIs; those registers are described in Chapter 10, *[Address Space Identifiers \(ASIs\)](#page-412-0)*.

# 5.1 Reserved Register Fields

Some register bit fields in this specification are explicitly marked as "reserved". In addition, for convenience, some registers in this chapter are illustrated as fewer than 64 bits wide. Any bits not illustrated are implicitly reserved and treated as if they were explicitly marked as reserved.

Reserved bits, whether explicitly or implicitly reserved, may be assigned meaning in future versions of the architecture.

To ensure that existing software will continue to operate correctly, software must take into account that reserved register bits may be used in the future. The following Programming and Implementation Notes support that intent.



# <span id="page-47-0"></span>5.2 General-Purpose R Registers

An Oracle SPARC Architecture virtual processor contains an array of general-purpose 64-bit R registers. The array is partitioned into MAXPGL + 1 sets of eight *global* registers, plus N\_REG\_WINDOWS groups of 16 registers each. The value of N\_REG\_WINDOWS in an Oracle SPARC Architecture implementation falls within the range 3 to 32 (inclusive).

One set of 8 global registers is always visible. At any given time, a group of 24 registers, known as a *register window*, is also visible. A register window comprises the 16 registers from the current 16 register group (referred to as 8 *in* registers and 8 *local* registers), plus half of the registers from the next 16-register group (referred to as 8 *out* registers). See FIGURE 5-1.

SPARC instructions use 5-bit fields to reference R registers. That is, 32 R registers are visible to software at any moment. Which 32 out of the full set of R registers are visible is described in the following sections. The visible 32 R registers are named R[0] through R[31], illustrated in [FIGURE 5-1.](#page-48-0)

R[31]	i7	
R[30]	i6	
R[29]	i5	
R[28]	i4	
R[27]	i3	ins
R[26]	i2	
R[25]	i1	
R[24]	i0	
R[23]	$\overline{17}$	
R[22]	6	
R[21]	15	
R[20]	4	locals
R[19]	$\overline{3}$	
R[18]	2	
R[17]	$\overline{11}$	
R[16]	IO	
R[15]	<sub>0</sub> 7	
R[14]	06	
R[13]	05	
R[12]	04	
R[11]	o3	outs
R[10]	02	
R[9]	o1	
R[8]	0 <sup>0</sup>	
R[7]	$g\bar{7}$	
R[6]	g6	
R[5]	g5	
R[4]	g4	globals
R[3]	g3	
R[2]	g <sub>2</sub>	
R[1]	g1	
R[0]	g <sub>0</sub>	

**FIGURE 5-1** General-Purpose Registers (as Visible at Any Given Time)

# <span id="page-48-0"></span>5.2.1 Global R Registers **A1**

Registers R[0]–R[7] refer to a set of eight registers called the *global* registers (labelled g0 through g7). At any time, one of MAXPGL +1 sets of eight registers is enabled and can be accessed as the current set of global registers. The currently enabled set of global registers is selected by the GL register. See *[Global Level Register \(](#page-88-0)*GL*P) (PR 16)* on page 73.

Global register zero (G0) always reads as zero; writes to it have no software-visible effect.

# 5.2.2 Windowed R Registers **A1**

A set of 24 R registers that is visible as R[8]–R[31] at any given time is called a "register window". The registers that become R[8]–R[15] in a register window are called the *out* registers of the window. Note that the *in* registers of a register window become the *out* registers of an adjacent register window. See [TABLE 5-1](#page-49-0) and [FIGURE 5-2.](#page-50-0)

The names *in*, *local*, and *out* originate from the fact that the *out* registers are typically used to pass parameters from (out of) a calling routine and that the called routine receives those parameters as its *in* registers.

<span id="page-49-0"></span>**TABLE 5-1** Window Addressing

<b>Windowed Register Address</b>	<b>R</b> Register Address
$in[0]-in[7]$	$R[24] - R[31]$
$local[0] - local[7]$	$R[16] - R[23]$
$out[0] - out[7]$	$R[8] - R[15]$
$\alpha$ lobal $[0]$ – $\alpha$ lobal $[7]$	$RI$ 01 – RI 71

**V9 Compatibility** | In the SPARC V9 architecture, the number of 16-register **Notes** windowed register sets,  $N$ <sub>REG</sub>\_WINDOWS, ranges from  $3^{\dagger}$  to 32 (impl. dep. #2-V8). The maximum global register set index in the Oracle SPARC Architecture, MAXPGL, ranges from 2 to 15. The number of implemented global register sets is MAXPGL + 1. The total number of R registers in a given Oracle SPARC Architecture implementation is:  $(N\_REG\_WINDOWS \times 16) + ((MAXPGL + 1) \times 8)$ Therefore, an Oracle SPARC Architecture processor may contain from 72 to 640 R registers.

†. The controlling equation for register window operation, as described in [5.6.7.1 on page 64](#page-79-0), is:  $C\tilde{A}N\tilde{S}AVE + CANR\tilde{E}STORE + OTHERNIN = N\_REG\_WINDOWS - 2$ 

Since N\_REG\_WINDOWS cannot be negative, the minimum number of implemented register windows is "2". However, since the SAVED and RESTORED instructions increment CANSAVE and CANRESTORE, the minimum value of N\_REG\_WINDOWS in practice increases to "3". An implementation with N\_REG\_WINDOWS = 2 would not be able to support use of the SAVED and RESTORED instructions — in such an implementation, a spill trap handler would have to emulate the SAVE instruction (the one that caused the spill trap) in its entirety (including its addition semantics) and the spill handler would have to end with a DONE instruction instead of RETRY .

The current window in the windowed portion of R registers is indicated by the current window pointer (CWP) register. The CWP is decremented by the RESTORE instruction and incremented by the SAVE instruction.



<b>R[ 7]</b>		
	globals	
R[ 1]		
R[ 0]	ŋ	
63		

**FIGURE 5-2** Three Overlapping Windows and Eight Global Registers

<span id="page-50-0"></span>**Overlapping Windows.** Each window shares its *in*s with one adjacent window and its *out*s with another. The *out*s of the CWP –1(**modulo** N\_REG\_WINDOWS) window are addressable as the *in*s of the current window, and the *out*s in the current window are the *in*s of the CWP +1(**modulo** N\_REG\_WINDOWS) window. The *local*s are unique to each window.

Register address  $o$ , where  $8 \leq o \leq 15$ , refers to exactly the same *out* register before the register window is advanced by a SAVE instruction (CWP is incremented by 1 (modulo N\_REG\_WINDOWS)) as does register address  $o+16$  after the register window is advanced. Likewise, register address *i*, where  $24 \le i$ ≤ 31, refers to exactly the same *in* register before the register window is restored by a RESTORE instruction (CWP is decremented by 1 (**modulo** N\_REG\_WINDOWS)) as does register address *i*−16 after the window is restored. See FIGURE 5-2 [on page 35](#page-50-0) and FIGURE 5-3 [on page 37](#page-52-0).

To application software, the virtual processor appears to provide an infinitely-deep stack of register windows.

**Programming** | Since the procedure call instructions (CALL and JMPL) do not **Note** change the CWP, a procedure can be called without changing the window. S

Since CWP arithmetic is performed modulo N\_REG\_WINDOWS, the highest-numbered implemented window overlaps with window 0. The *out*s of window N\_REG\_WINDOWS − 1 are the *in*s of window 0. Implemented windows are numbered contiguously from 0 through N\_REG\_WINDOWS −1.

Because the windows overlap, the number of windows available to software is 1 less than the number of implemented windows; that is, N\_REG\_WINDOWS – 1. When the register file is full, the *outs* of the newest window are the *ins* of the oldest window, which still contains valid data.

Window overflow is detected by the CANSAVE register, and window underflow is detected by the CANRESTORE register, both of which are controlled by privileged software. A window overflow (underflow) condition causes a window spill (fill) trap.

When a new register window is made visible through use of a SAVE instruction, the *local* and *out* registers are guaranteed to contain either zeroes or valid data from the current context. If software executes a RESTORE and later executes a SAVE, then the contents of the resulting window's *local* and *out* registers are not guaranteed to be preserved between the RESTORE and the SAVE<sup>1</sup>. Those registers may even have been written with "dirty" data, that is, data created by software running in a different context. However, if the clean\_window protocol is being used, system software must guarantee that registers in the current window after a SAVE always contains only zeroes or valid data from that context. See *Clean Windows (*CLEANWIN*[P\) Register \(PR 12\)](#page-77-2)* on page 62, *[Savable Windows \(](#page-77-0)*CANSAVE*P) [Register \(PR 10\)](#page-77-0)* on page 62, and *Restorable Windows (*CANRESTORE*[P\) Register \(PR 11\)](#page-77-1)* on page 62.

**Implementation** | An Oracle SPARC Architecture virtual processor supports the **Note** | guarantee in the preceding paragraph of "either zeroes or valid data from the current context"; it may do so either in hardware or in a combination of hardware and system software.

*[Register Window Management Instructions](#page-103-0)* on page 88 describes how the windowed integer registers are managed.

1. For example, any of those 16 registers might be altered due to the occurrence of a trap between the RESTORE and the SAVE, or might be altered during the RESTORE operation due to the way that register windows are implemented. After a RESTORE instruction executes, software must assume that the values of the affected 16 registers from before the RESTORE are unrecoverable.



CANSAVE + CANRESTORE + OTHERWIN =  $N$ \_REG\_WINDOWS - 2

The current window (window 0) and the overlap window (window 5) account for the two windows in the right side of the equation. The "overlap window" is the window that must remain unused because its *ins* and *outs* overlap two other valid windows.

<span id="page-52-0"></span>**FIGURE 5-3** Windowed R Registers for  $N\_REG\_WINDOWS = 8$ 

In [FIGURE 5-3](#page-52-0), N\_REG\_WINDOWS = 8. The eight *global* registers are not illustrated. CWP = 0, CANSAVE =  $4$ , OTHERWIN = 1, and CANRESTORE = 1. If the procedure using window w0 executes a RESTORE, then window w7 becomes the current window. If the procedure using window w0 executes a SAVE, then window w1 becomes the current window.

## 5.2.3 Special R Registers

The use of two of the R registers is fixed, in whole or in part, by the architecture:

- The value of R[0] is always zero; writes to it have no program-visible effect.
- The CALL instruction writes its own address into register R[15] (*out* register 7).

**Register-Pair Operands.** LDTW, LDTWA, STTW, and STTWA instructions access a pair of words ("twin words") in adjacent R registers and require even-odd register alignment. The least significant bit of an R register number in these instructions is unused and must always be supplied as 0 by software.

When the  $R[0]-R[1]$  register pair is used as a destination in LDTW or LDTWA, only  $R[1]$  is modified. When the R[0]–R[1] register pair is used as a source in STTW or STTWA, 0 is read from R[0], so 0 is written to the 32-bit word at the lowest address, and the least significant 32 bits of R[1] are written to the 32-bit word at the highest address.

An attempt to execute an LDTW, LDTWA, STTW, or STTWA instruction that refers to a misaligned (odd) destination register number causes an illegal\_instruction trap.

#### <span id="page-53-0"></span>5.3 Floating-Point Registers **A1**

The floating-point register set consists of sixty-four 32-bit registers, which may be accessed as follows:

- Sixteen 128-bit quad-precision registers, referenced as  $F_Q[0]$ ,  $F_Q[4]$ , ...,  $F_Q[60]$
- **■** Thirty-two 64-bit double-precision registers, referenced as  $F_D[0]$ ,  $F_D[2]$ , ...,  $F_D[62]$
- **Thirty-two 32-bit single-precision registers, referenced as**  $F_S[0]$ **,**  $F_S[1]$ **, …,**  $F_S[31]$  **(only the lower** half of the floating-point register file can be accessed as single-precision registers)

The floating-point registers are arranged so that some of them overlap, that is, are aliased. The layout and numbering of the floating-point registers are shown in [TABLE 5-2](#page-53-1). Unlike the windowed R registers, all of the floating-point registers are accessible at any time. The floating-point registers can be read and written by floating-point operate (FPop1/FPop2 format) instructions, by load/store single/double/quad floating-point instructions, by VIS™ instructions, and by block load and block store instructions.

<b>Single Precision</b> $(32-bit)$		<b>Double Precision</b> $(64-bit)$				<b>Quad Precision</b> $(128-bit)$		
Register	<b>Assembly</b> Language	<b>Bits</b>	Register	Assembly Language	<b>Bits</b> Register		Assembly Language	
$F_S[0]$	\$f0	63:32						
$F_S[1]$	§f1	31:0	$F_D[0]$	8d0	127:64			
$F_S[2]$	8f2	63:32		8d2	63:0	$F_Q[0]$	$\frac{60}{30}$	
$F_S[3]$	8f3	31:0	F <sub>D</sub> [2]					
$F_S[4]$	8f4	63:32		127:64				
$F_S[5]$	8f5	31:0	F <sub>D</sub> [4]	8d4		$F_{\rm O}[4]$		
$F_S[6]$	%f6	63:32			63:0		$\S q4$	
$F_S[7]$	\$f7	31:0	$F_D[6]$	8d6				
$F_S[8]$	\$E8	63:32			127:64			
$F_S[9]$	\$f9	31:0	F <sub>D</sub> [8]	8d8				
$F_S[10]$	\$f10	63:32		8d10	63:0	$F_{\Omega}[8]$	8q8	
$F_S[11]$	\$f11	31:0	F <sub>D</sub> [10]					

<span id="page-53-1"></span>**TABLE 5-2** Floating-Point Registers, with Aliasing *(1 of 3)*

<b>Single Precision</b> <b>Double Precision</b> $(32-bit)$ (64-bit)			<b>Quad Precision</b> (128-bit)				
	Assembly Register Language	<b>Bits</b>		Assembly Register Language	<b>Bits</b>		Assembly Register Language
$F_S[12]$	\$f12	63:32					
$F_S[13]$	\$f13	31:0	- F <sub>D</sub> [12]	8d12	127:64		
$F_S[14]$	\$f14	63:32				$F_{Q}[12]$ $\frac{1}{2}q$	
$F_S[15]$	%f15	31:0	$-F_{D}[14]$	8d14	63:0		
$F_S[16]$	\$f16	63:32					
$F_S[17]$	\$f17	31:0	$-F_{D}[16]$	8d16	127:64		
$F_S[18]$	\$f18	63:32				$-FQ[16]$ $*q16$	
$F_S[19]$	\$f19	31:0	$-F_{\text{D}}[18]$	8d18	63:0		
$F_S[20]$	\$£20	63:32					
$F_S[21]$	\$£21	31:0	- F <sub>D</sub> [20]	8d20	127:64		
$F_S[22]$	\$E22	63:32				· <b>F<sub>Q</sub>[20]</b> %գ20	
$F_S[23]$	\$£23	31:0	- F <sub>D</sub> [22]	8d22	63:0		
$F_S[24]$	\$£24	63:32					
$F_S[25]$	\$£25	31:0	- F <sub>D</sub> [24]	8d24	127:64	$-FO[24]$ $*q24$	
$F_S[26]$	\$£26	63:32					
$F_S[27]$	\$E27	31:0	$-F_{D}[26]$	8d26	63:0		
$F_S[28]$	\$£28	63:32					
$F_S[29]$	\$E29	31:0	- F <sub>D</sub> [28]	8d28	127:64		
$F_S[30]$	\$E30	63:32	$-F_{D}[30]$	8d30	63:0	· F <sub>O</sub> [28] းြg28	
$F_S[31]$	\$£31	31:0					
		63:32	F <sub>D</sub> [32]	8d32	127:64		
		31:0				· F <sub>Q</sub> [32] - <sup>8</sup> q32	
		63:32	$-F_{D}[34]$	8d34	63:0		
		31:0					
		63:32	$-F_{D}[36]$	8d36	127:64		
		31:0				· <b>F<sub>Q</sub>[</b> 36] %գ36	
		63:32	$-F_{\text{D}}[38]$	8d38	63:0		
		31:0					
		63:32	- F <sub>D</sub> [40]	8d40	127:64		
		31:0					
		63:32	- F <sub>D</sub> [42]	8d42	63:0	$F_Q[40]$ $\frac{6040}{60}$	
		31:0					
		63:32	$F_{\text{D}}[44]$	8d44	127:64		
		31:0					
		63:32				$F_{Q}[44]$ $*$ q44	
		31:0	- F <sub>D</sub> [46] %d46		63:0		

**TABLE 5-2** Floating-Point Registers, with Aliasing *(2 of 3)*



**TABLE 5-2** Floating-Point Registers, with Aliasing *(3 of 3)*

# 5.3.1 Floating-Point Register Number Encoding

Register numbers for single, double, and quad registers are encoded differently in the 5-bit register number field of a floating-point instruction. If the bits in a register number field are labelled  $b(4)$  ... b{0} (where b{4} is the most significant bit of the register number), the encoding of floating-point register numbers into 5-bit instruction fields is as given in [TABLE 5-3](#page-55-0).

<span id="page-55-0"></span>**TABLE 5-3** Floating-Point Register Number Encoding

<b>Register Operand</b> <b>Type</b>		<b>Full 6-bit Register Number</b>						Instruction	Encoding in a 5-bit Register Field in an		
Single		$b\{4\}$	$b\{3\}$	$b\{2\}$	$b\{1\}$	$b\{0\}$	$b\{4\}$	$b\{3\}$	b{2}	b(1)	$b\{0\}$
Double	$b\{5\}$	$b\{4\}$	$b\{3\}$	b{2}	$b{1}$		b(4)	$b\{3\}$	b{2}	b(1)	$b{5}$
Quad	$b\{5\}$	b{4}	$b\{3\}$	$b\{2\}$			b(4)	$b\{3\}$	b{2}	0	$b{5}$

**SPARC V8** | In the SPARC V8 architecture, bit 0 of double and quad register **Compatibility Note** numbers encoded in instruction fields was required to be zero. Therefore, all SPARC V8 floating-point instructions can run unchanged on an Oracle SPARC Architecture virtual processor, using the encoding in TABLE 5-3.

# 5.3.2 Double and Quad Floating-Point Operands

A single 32-bit F register can hold one single-precision operand; a double-precision operand requires an aligned pair of F registers, and a quad-precision operand requires an aligned quadruple of F registers. At a given time, the floating-point registers can hold a maximum of 32 single-precision, 16 double-precision, or 8 quad-precision values in the lower half of the floating-point register file, plus an additional 16 double-precision or 8 quad-precision values in the upper half, or mixtures of the three sizes.



# <span id="page-57-0"></span>5.4 Floating-Point State Register (FSR) and

The Floating-Point State register (FSR) fields, illustrated in FIGURE 5-4, contain FPU mode and status information. The lower 32 bits of the FSR are read and written by the (deprecated) STFSR and LDFSR instructions, respectively. The 64-bit FSR register is read by the STXFSR instruction and written by the LDXFSR instruction. The ver, ftt, qne, unimplemented (for example, ns), and reserved  $($ "-") fields of FSR are not modified by either LDFSR or LDXFSR. The LDXEFSR instruction can be used to write all implemented fields of FSR (notably ftt), but not the ver, qne, and reserved fields.



**FIGURE 5-4** FSR Fields

Bits 63–38, 29–28, 21–20, and 12 of FSR are reserved. When read by an STXFSR instruction, these bits always read as zero

**Programming** | For future compatibility, software should issue LDXFSR

**Note** instructions only with zero values in these bits or values of these bits exactly as read by a previous STXFSR.

The subsections on pages [42](#page-57-1) through [48](#page-63-1) describe the remaining fields in the FSR.

# <span id="page-57-1"></span>5.4.1 Floating-Point Condition Codes (fcc0, fcc1, fcc2, fcc3)

The four sets of floating-point condition code fields are labelled fcc0, fcc1, fcc2, and fcc3 (fcc*n* refers to any of the floating-point condition code fields).

The fcc0 field consists of bits 11 and 10 of the FSR, fcc1 consists of bits 33 and 32, fcc2 consists of bits 35 and 34*,* and fcc3 consists of bits 37 and 36. Execution of a floating-point compare instruction (FCMP or FCMPE) updates one of the fcc*n* fields in the FSR, as selected by the compare instruction. The fcc*n* fields are read by STXFSR and written by LDXFSR and LDXEFSR. The fcc0 field can also be read and written by STFSR and LDFSR, respectively. FBfcc and FBPfcc instructions base their control transfers on the content of these fields. The MOVcc and FMOVcc instructions can conditionally copy a register, based on the contents of these fields.

In [TABLE 5-4](#page-57-2), *f*rs1 and *f*rs2 correspond to the single, double, or quad values in the floating-point registers specified by a floating-point compare instruction's rs1 and rs2 fields. The question mark (?) indicates an unordered relation, which is true if either  $f_{rs1}$  or  $f_{rs2}$  is a signalling NaN or a quiet NaN. If FCMP or FCMPE generates an fp\_exception\_ieee\_754 exception, then fcc*n* is unchanged.

<span id="page-57-2"></span>



**TABLE 5-4** Floating-Point Condition Codes (fcc*n*) Fields of FSR

	Content of fccn			
<b>Indicated Relation</b> (FLCMP*)	$F[rs1] \geq F[rs2]$ , neither operand is NaN	is NaN	$F[rs1] < F[rs2]$ , $F[rs1]$ is NaN, $F[rs2]$ is NaN,	neither operand F[rs2] is not NaN regardless of F[rs1]

## <span id="page-58-0"></span>5.4.2 Rounding Direction (rd)

Bits 31 and 30 select the rounding direction for floating-point results according to IEEE Std 754-1985. [TABLE 5-5](#page-58-0) shows the encodings.

**TABLE 5-5** Rounding Direction (rd) Field of FSR

<b>Round Toward</b>		
Nearest (even, if tie)		
0		
$+ \infty$		
$-\infty$		

If the interval mode bit of the General Status register has a value of 1 (GSR.im = 1), then the value of FSR.rd is ignored and floating-point results are instead rounded according to GSR.irnd. See *[General](#page-69-0) [Status Register \(](#page-69-0)*GSR*) (ASR 19)* on page 54 for further details.

# 5.4.3 Trap Enable Mask (tem)

Bits 27 through 23 are enable bits for each of the five IEEE-754 floating-point exceptions that can be indicated in the current exception field (cexc). See FIGURE 5-6 [on page 47](#page-62-0). If a floating-point instruction generates one or more exceptions and the tem bit corresponding to any of the exceptions is 1, then this condition causes an fp\_exception\_ieee\_754 trap. A tem bit value of 0 prevents the corresponding IEEE 754 exception type from generating a trap.

# 5.4.4 Nonstandard Floating-Point (ns)

When FSR.ns = 1, it causes a SPARC V9 virtual processor to produce implementation-defined results that may or may not correspond to IEEE Std 754-1985 (impl. dep. #18-V8).

For an implementation in which no nonstandard floating-point mode exists, the ns bit of FSR should always read as 0 and writes to it should be ignored.

For detailed requirements for the case when an Oracle SPARC Architecture processor elects to implement floating-point nonstandard mode, see *[Floating-Point Nonstandard Mode](#page-382-0)* on page 367.

## 5.4.5 FPU Version (ver)

**IMPL. DEP. #19-V8**: Bits 19 through 17 identify one or more particular implementations of the FPU architecture.

For each SPARC V9 IU implementation, there may be one or more FPU implementations, or none. FSR.ver identifies the particular FPU implementation present. The value in FSR.ver for each implementation is strictly implementation dependent. Consult the appropriate document for each implementation for its setting of FSR.ver.

FSR.ver = 7 is reserved to indicate that no hardware floating-point controller is present.

The ver field of FSR is read-only; it cannot be modified by the LDFSR, LDXEFSR, or LDXFSR instructions.

# 5.4.6 Floating-Point Trap Type (ftt)

Several conditions can cause a floating-point exception trap. When a floating-point exception trap occurs, FSR.ftt (FSR{16:14}) identifies the cause of the exception, the "floating-point trap type." After a floating-point exception occurs, FSR.ftt encodes the type of the floating-point exception until it is cleared (set to 0) by execution of an STFSR, STXFSR, or FPop that does not cause a trap due to a floating-point exception.

The FSR.ftt field can be read by a STFSR or STXFSR instruction. The LDFSR and LDXFSR instructions do not affect FSR.ftt. FSR.ftt can be directly written to a specific value by the LDXEFSR. instruction.

Privileged software that handles floating-point traps must execute an STFSR (or STXFSR) to determine the floating-point trap type. STFSR and STXFSR set FSR.ftt to zero after the store completes without error. If the store generates an error and does not complete, FSR.ftt remains unchanged.

**Programming** | Neither LDFSR nor LDXFSR can be used for the purpose of **Note** clearing the ftt field, since both leave ftt unchanged. However, executing a nontrapping floating-point operate (FPop) instruction such as "fmovs %f0,%f0" prior to returning to nonprivileged mode will zero FSR.ftt. The ftt field remains zero until the next FPop instruction completes execution. The LDXEFSR. instruction can be used to directly write a

specific value to FSR.ftt. (In fact, LDXEFSR is the *only* way to directly write a non-zero value to FSR.ftt.)

FSR.ftt encodes the primary condition ("floating-point trap type") that caused the generation of an fp\_exception\_other or fp\_exception\_ieee\_754 exception. It is possible for more than one such condition to occur simultaneously; in such a case, only the highest-priority condition will be encoded in FSR.ftt. The conditions leading to fp\_exception\_other and fp\_exception\_ieee\_754 exceptions, their relative priorities, and the corresponding FSR.ftt values are listed in [TABLE 5-6](#page-59-0). Note that the FSR.ftt values 4 and 5 were defined in the SPARC V9 architecture but are not currently in use, and that the value 7 is reserved for future architectural use.



<span id="page-59-0"></span>**TABLE 5-6** FSR Floating-Point Trap Type (ftt) Field

The IEEE\_754\_exception and unfinished\_FPop conditions will likely arise occasionally in the normal course of computation and must be recoverable by system software.

When a floating-point trap occurs, the following results are observed by user software:

- 1. The value of aexc is unchanged.
- 2. When an fp\_exception\_ieee\_754 trap occurs, a bit corresponding to the trapping exception is set in cexc. On other traps, the value of cexc is unchanged.
- 3. The source and destination registers are unchanged.

4. The value of fcc*n* is unchanged.

The foregoing describes the result seen by a user trap handler if an IEEE exception is signalled, either immediately from an fp\_exception\_ieee\_754 exception or after recovery from an unfinished\_FPop. In either case, cexc as seen by the trap handler reflects the exception causing the trap.

In the cases of an fp\_exception\_other exception with a floating-point trap type of unfinished\_FPop that does not subsequently generate an IEEE trap, the recovery software should set cexc, aexc, and the destination register or fcc*n*, as appropriate.

**ftt = 1 (IEEE\_754\_exception).** The IEEE\_754\_exception floating-point trap type indicates the occurrence of a floating-point exception conforming to IEEE Std 754-1985. The IEEE 754 exception type (overflow, inexact, etc.) is set in the cexc field. The aexc and fcc*n* fields and the destination F register are unchanged.

**ftt = 2 (unfinished\_FPop).** The unfinished\_FPop floating-point trap type indicates that the virtual processor was unable to generate correct results or that exceptions as defined by IEEE Std 754-1985 have occurred. In cases where exceptions have occurred, the cexc field is unchanged.

```
Implementation | Implementations are encouraged to support standard IEEE 754
Note | floating-point arithmetic with reasonable performance (that is,
      without generating fp_exception_other with
      FSR.ftt=unfinished_FPop) in all cases, even if some cases are
      slower than others.
```
**IMPL. DEP. #248-U3:** The conditions under which an fp\_exception\_other exception with floatingpoint trap type of unfinished\_FPop can occur are implementation dependent. An implementation may cause fp\_exception\_other with FSR.ftt = unfinished\_FPop under a different (but specified) set of conditions.

#### **ftt = 3 (Reserved).**



#### **ftt = 4 (Reserved).**



#### **ftt = 5 (Reserved).**



**ftt = 6 (invalid fp register).** This trap type indicates that one or more F register operands of an FPop are misaligned; that is, a quad-precision register number is not 0 **mod** 4. An implementation generates an  $fp\_exception\_other$  trap with  $FSR.$  fit = invalid\_fp\_register in this case.

**Implementation** | If an Oracle SPARC Architecture 2011 processor does not **Note** implement a particular quad FPop in hardware, that FPop generates an illegal\_instruction exception instead of  $fp$ <sub>\_exception\_other with FSR.ftt = 6 (invalid\_fp\_register),</sub> regardless of the specified F registers.

# 5.4.7 Accrued Exceptions (aexc)

Bits 9 through 5 accumulate IEEE\_754 floating-point exceptions as long as floating-point exception traps are disabled through the tem field. See FIGURE 5-7 [on page 47.](#page-62-1)

After an FPop completes with ftt = 0, the tem and cexc fields are logically **and**ed together. If the result is nonzero, aexc is left unchanged and an  $fp$  exception ieee  $754$  trap is generated; otherwise, the new cexc field is **or**ed into the aexc field and no trap is generated. Thus, while (and only while) traps are masked, exceptions are accumulated in the aexc field.

FSR.aexc can be set to a specific value when an LDFSR, LDXEFSR, or LDXFSR instruction is executed.

## 5.4.8 Current Exception (cexc)

FSR.cexc (FSR{4:0}) indicates whether one or more IEEE 754 floating-point exceptions were generated by the most recently executed FPop instruction. The absence of an exception causes the corresponding bit to be cleared (set to 0). See FIGURE 5-6 [on page 47.](#page-62-0)

**Programming** | If the FPop traps and software emulate or finish the instruction, **Note** | the system software in the trap handler is responsible for creating a correct FSR.cexc value before returning to a nonprivileged program.

The cexc bits are set as described in *[Floating-Point Exception Fields](#page-62-2)* on page 47, by the execution of an FPop that either does not cause a trap or causes an  $fp\_exception\_ieee\_754$  exception with FSR.ftt = IEEE\_754\_exception. An IEEE 754 exception that traps shall cause exactly one bit in FSR.cexc to be set, corresponding to the detected IEEE Std 754-1985 exception.

Floating-point operations which cause an overflow or underflow condition may also cause an "inexact" condition. For overflow and underflow conditions, FSR.cexc bits are set and trapping occurs as follows:

- If an IEEE 754 overflow condition occurs:
	- $\blacksquare$  if FSR.tem.ofm = 0 and tem.nxm = 0, the FSR.cexc.ofc and FSR.cexc.nxc bits are both set to 1, the other three bits of FSR.cexc are set to 0, and an fp\_exception\_ieee\_754 trap does *not* occur.
	- $\blacksquare$  if FSR.tem.ofm = 0 and tem.nxm = 1, the FSR.cexc.nxc bit is set to 1, the other four bits of FSR.cexc are set to 0, and an fp\_exception\_ieee\_754 trap *does* occur.
	- $\blacksquare$  if FSR.tem.ofm = 1, the FSR.cexc.ofc bit is set to 1, the other four bits of FSR.cexc are set to 0, and an fp\_exception\_ieee\_754 trap *does* occur.
- If an IEEE 754 underflow condition occurs:
	- $\blacksquare$  if FSR.tem.ufm = 0 and FSR.tem.nxm = 0, the FSR.cexc.ufc and FSR.cexc.nxc bits are both set to 1, the other three bits of FSR.cexc are set to 0, and an fp\_exception\_ieee\_754 trap does *not* occur.
	- $\blacksquare$  if FSR.tem.ufm = 0 and FSR.tem.nxm = 1, the FSR.cexc.nxc bit is set to 1, the other four bits of FSR.cexc are set to 0, and an fp\_exception\_ieee\_754 trap *does* occur.

 $\blacksquare$  if FSR.tem.ufm = 1, the FSR.cexc.ufc bit is set to 1, the other four bits of FSR.cexc are set to 0, and an fp\_exception\_ieee\_754 trap *does* occur.

The above behavior is summarized in [TABLE 5-7](#page-62-3) (where "✔" indicates "exception was detected" and "x" indicates "don't care"):

<b>Conditions</b>						<b>Results</b>			
Exception(s) <b>Detected</b> in F.p. operation		<b>Trap Enable</b> <b>Mask bits</b> (in FSR.tem)			fp_exception_ ieee_754	<b>Current</b> <b>Exception</b> bits (in FSR.cexc)			
οf	uf	nx	ofm	ufm	nxm	Trap Occurs?	ofc	ufc	nxc
			X	X	X	no	$\theta$	$\overline{0}$	0
			$\mathbf x$	$\mathbf x$	$\theta$	no	$\overline{0}$	$\mathbf{0}$	$\mathbf{1}$
	$\boldsymbol{\nu}^1$	$\boldsymbol{\nu}^1$	X	$\overline{0}$	$\Omega$	no	$\theta$	$\mathbf{1}$	1
$\mathcal{V}^2$		$\mathcal{V}^2$	$\mathbf{0}$	$\mathbf x$	$\theta$	no	1	$\theta$	1
			X	$\mathbf x$	1	yes	$\Omega$	$\theta$	$\mathbf{1}$
	$\boldsymbol{\nu}^1$	$\boldsymbol{\nu}^1$	$\mathbf x$	$\theta$	1	yes	$\Omega$	$\theta$	1
	✓		$\mathbf x$	$\mathbf{1}$	$\mathbf x$	yes	$\theta$	1	0
			$\mathbf x$	$\mathbf{1}$	$\boldsymbol{\chi}$	yes	$\overline{0}$	$\mathbf{1}$	$\overline{0}$
$\mathbf{v}^2$		$\mathbf{v}^2$	1	$\mathbf x$	X	yes	1	$\theta$	$\Omega$
$\mathbf{v}^2$	$\mathbf{I}$	$\boldsymbol{v}^2$	$\overline{0}$	$\mathbf x$	$\mathbf{1}$	yes	$\overline{0}$	$\overline{0}$	$\mathbf{1}$

<span id="page-62-3"></span>**TABLE 5-7** Setting of FSR.cexc Bits

Notes:  $1$  When the underflow trap is disabled (FSR.tem.ufm = 0)

underflow is always accompanied by inexact.

<sup>2</sup> Overflow is always accompanied by inexact.

If the execution of an FPop causes a trap other than fp\_exception\_ieee\_754, FSR.cexc is left unchanged.

## <span id="page-62-2"></span>5.4.9 Floating-Point Exception Fields

The current and accrued exception fields and the trap enable mask assume the following definitions of the floating-point exception conditions (per IEEE Std 754-1985):

	R W	RW	R W	RW	R W
<b>FSR.tem</b>	nvm	ofm	ufm	dzm	nxm
		26	25	24	23

<span id="page-62-0"></span>**FIGURE 5-6** Trap Enable Mask (tem) Fields of FSR

	PИ	RИ	R IA	R IV	R W
<b>FSR.aexc</b>	nva	ofa	ufa	dza	nxa
	c				

<span id="page-62-1"></span>**FIGURE 5-7** Accrued Exception Bits (aexc) Fields of FSR



**FIGURE 5-8** Current Exception Bits (aexc) Fields of FSR

**Invalid (nvc, nva).** An operand is improper for the operation to be performed. For example,  $0.0 \div$ 0.0 and ∞ – ∞ are invalid; 1 = invalid operand(s), 0 = valid operand(s).

**Overflow (ofc, ofa).** The result, rounded as if the exponent range were unbounded, would be larger in magnitude than the destination format's largest finite number;  $1 =$  overflow,  $0 =$  no overflow.

**Underflow (ufc, ufa).** The rounded result is inexact and would be smaller in magnitude than the smallest normalized number in the indicated format;  $1 =$  underflow,  $0 =$  no underflow.

Underflow is never indicated when the correct unrounded result is 0.

Otherwise, when the correct unrounded result is not 0:

If FSR.tem.ufm = 0: Underflow occurs if a nonzero result is tiny and a loss of accuracy occurs.

If FSR.tem.ufm = 1: Underflow occurs if a nonzero result is tiny.

The SPARC V9 architecture allows tininess to be detected either before or after rounding. However, in all cases and regardless of the setting of FSR.tem.ufm, an Oracle SPARC Architecture strand detects tininess before rounding (impl. dep. #55-V8-Cs10). See *[Trapped Underflow Definition \(](#page-382-1)*ufm *= 1)* on page [367](#page-382-1) and *[Untrapped Underflow Definition \(](#page-382-2)*ufm *= 0)* on page 367 for additional details.

**Division by zero (dzc, dza).** An infinite result is produced exactly from finite operands. For example,  $X \div 0.0$ , where X is subnormal or normalized;  $1 =$  division by zero,  $0 =$  no division by zero.

**Inexact (nxc, nxa).** The rounded result of an operation differs from the infinitely precise unrounded result;  $1 =$  inexact result,  $0 =$  exact result.

### <span id="page-63-1"></span>5.4.10 FSR Conformance

An Oracle SPARC Architecture implementation implements the tem, cexc, and aexc fields of FSR in hardware, conforming to IEEE Std 754-1985 (impl. dep. #22-V8).

**Programming** | Privileged software (or a combination of privileged and

**Note** nonprivileged software) must be capable of simulating the operation of the FPU in order to handle the fp\_exception\_other (with  $FSR.fit = unfinished_FPop$ ) and  $IEEE_754_e$  exception floating-point trap types properly. Thus, a user application program always sees an FSR that is fully compliant with IEEE Std 754-1985.

# <span id="page-63-0"></span>5.5 Ancillary State Registers

The SPARC V9 architecture defines several optional ancillary state registers (ASRs) and allows for additional ones. Access to a particular ASR may be privileged or nonprivileged.

An ASR is read and written with the Read State Register and Write State Register instructions, respectively. These instructions are privileged if the accessed register is privileged.

The SPARC V9 architecture left ASRs numbered 16–31 available for implementation-dependent uses. Oracle SPARC Architecture virtual processors implement the ASRs summarized in TABLE 5-8 and defined in the following subsections.

Each virtual processor contains its own set of ASRs; ASRs are not shared among virtual processors.

**TABLE 5-8** ASR Register Summary

<b>ASR number</b>	ASR name	Register	Read by Instruction(s)	Written by Instruction(s)
$\boldsymbol{0}$	$Y^D$	Y register (deprecated)	$RDY^D$	$WRY^D$
$\mathbf{1}$		Reserved		
$\overline{2}$	<b>CCR</b>	Condition Codes register	<b>RDCCR</b>	<b>WRCCR</b>
3	<b>ASI</b>	ASI register	<b>RDASI</b>	WRASI
4	$\mathsf{TICK}^{\operatorname{Pdis},\operatorname{Hdis}}$	<b>TICK</b> register	RDTICK <sup>Pdis,Hdis</sup> , $RDPRP$ (TICK)	$WRPRP$ (TICK)
5	PC	Program Counter (PC)	<b>RDPC</b>	(all instructions)
6	<b>FPRS</b>	Floating-Point Registers Status register	<b>RDFPRS</b>	<b>WRFPRS</b>
7-12 (7-0 $C_{16}$ )		Reserved		
13 $(0D_{16})$		Reserved		
14 ( $0E_{16}$ )		Reserved		
15 ( $0F_{16}$ )		Reserved (used for MEMBAR; see text under MEMBAR [p. 257] or RDasr [p. 297] instructions		
16 $(10_{16})$		Reserved		
$17(11_{16})$		Reserved		
$16-18$ $(10_{16} - 12_{16})$ –		Implementation dependent (impl. dep. #8-V8-Cs20, 9-V8-Cs20)		
19 $(13_{16})$	GSR	General Status register (GSR)	RDGSR, FALIGNDATAg, many VIS and floating-point instructions	WRGSR, BMASK, SIAM
20 $(14_{16})$		SOFTINT_SET <sup>P</sup> (pseudo-register, for "Write 1s Set" to SOFTINT register, ASR 22)		WRSOFTINT_SET <sup>P</sup>
21 $(15_{16})$		<b>SOFTINT_CLR<sup>P</sup></b> (pseudo-register, for "Write 1s Clear" to $-$ SOFTINT register, ASR 22)		WRSOFTINT_CLR <sup>P</sup>
22 $(16_{16})$	<b>SOFTINTP</b>	per-virtual processor Soft Interrupt register	RDSOFTINT <sup>P</sup>	<b>WRSOFTINT</b> <sup>P</sup>
23 $(17_{16})$		Reserved		
24 $(18_{16})$	$STICKPdis, Hdis$	System Tick register	$\text{RDSTICK}^{\text{Pdis},\text{Hdis}}$	
25 (19 $_{16}$ )	STICK_CMPR <sup>P</sup>	System Tick Compare register	RDSTICK_CMPR <sup>P</sup>	WRSTICK_CMPR <sup>P</sup>
26 $(1A_{16})$	<b>CFR</b>	Compatibility Feature register	<b>RDCFR</b>	
27 $(1B_{16})$	PAUSE	Pause Count register		PAUSE (WRasr 27)
28 $(1C_{16})$		Implementation dependent (impl. dep. - #8-V8-Cs20, 9-V8-Cs20)		
29 (1 $D_{16}$ )		Reserved		
30 $(1E_{16})$		Reserved		
31 $(1F_{16})$		Implementation dependent (impl. dep. - #8-V8-Cs20, 9-V8-Cs20)		
31 $(1F_{16})$		Reserved		

# <span id="page-65-0"></span>5.5.1 32-bit Multiply/Divide Register (Y) (ASR 0) **D3**

The Y register is deprecated; it is provided only for compatibility with previous versions of the architecture. It should not be used in new SPARC V9 software. It is recommended that all instructions that reference the Y register (that is, SMUL, SMULcc, UMUL, UMULcc, SDIV, SDIVcc, UDIV, UDIVcc, RDY, and WRY) be avoided. For suitable substitute instructions, see the following pages: for the multiply instructions, see pages [318](#page-333-0) and [page 355;](#page-370-0) for division instructions, see pages [310](#page-325-0) and [353;](#page-368-0) for the read instruction, see [page 296;](#page-311-0) and for the write instruction, see [page 358](#page-373-0).

The low-order 32 bits of the Y register, illustrated in [FIGURE 5-9](#page-65-2), contain the more significant word of the 64-bit product of an integer multiplication, as a result of a 32-bit integer multiply (SMUL, SMULcc, UMUL, UMULcc) instruction. The Y register also holds the more significant word of the 64 bit dividend for a 32-bit integer divide (SDIV, SDIVcc, UDIV, UDIVcc) instruction.



<span id="page-65-2"></span>Although Y is a 64-bit register, its high-order 32 bits always read as 0.

The Y register may be explicitly read and written by the RDY and WRY instructions, respectively.

# <span id="page-65-1"></span>5.5.2 Integer Condition Codes Register (**CCR**) (ASR 2) A

The Condition Codes Register (CCR), shown in [FIGURE 5-10](#page-65-3), contains the integer condition codes. The CCR register may be explicitly read and written by the RDCCR and WRCCR instructions, respectively.



<span id="page-65-3"></span>**FIGURE 5-10** Condition Codes Register

### 5.5.2.1 Condition Codes (CCR.xcc and CCR.icc)

All instructions that set integer condition codes set both the xcc and icc fields. The xcc condition codes indicate the result of an operation when viewed as a 64-bit operation. The icc condition codes indicate the result of an operation when viewed as a 32-bit operation. For example, if an operation results in the 64-bit value 0000 0000 FFFF  $F$ FFF $F_{16}$ , the 32-bit result is negative (icc.n is set to 1) but the 64-bit result is nonnegative (xcc.n is set to 0).

Each of the 4-bit condition-code fields is composed of four 1-bit subfields, as shown in [FIGURE 5-11.](#page-65-4)



<span id="page-65-4"></span>**FIGURE 5-11** Integer Condition Codes (CCR.icc and CCR.xcc)

The n bits indicate whether the two's-complement ALU result was negative for the last instruction that modified the integer condition codes;  $1 =$  negative,  $0 =$  not negative.

The z bits indicate whether the ALU result was zero for the last instruction that modified the integer condition codes;  $1 =$  zero,  $0 =$  nonzero.

The v bits signify whether the ALU result was within the range of (was representable in) 64-bit (xcc) or 32-bit (icc) 2's-complement notation for the last instruction that modified the integer condition codes;  $1 =$  overflow,  $0 =$  no overflow. The v bits may be used to test for signed overflow.

The c bits indicate whether a 2's-complement carry (or borrow) occurred during the last instruction that modified the integer condition codes. Carry is set on addition if there is a carry out of bit 63 (xcc) or bit 31 (icc). Carry is set on subtraction if there is a borrow into bit 63 (xcc) or bit 31 (icc);  $1 =$  borrow,  $0 =$  no borrow (see TABLE 5-9). The c bits may be used to test for unsigned overflow.

<b>Unsigned Comparison of Operand Values</b>	Setting of Carry bits in CCR
$R[rs1][31:0] \geq R[rs2][31:0]$	$CCR$ .icc.c $\leftarrow$ 0
R[rs1][31:0] < R[rs2][31:0]	$CCR$ icc.c $\leftarrow$ 1
$R[rs1][63:0] \geq R[rs2][63:0]$	$CCR.xcc.c \leftarrow 0$
R[rs1][63:0] < R[rs2][63:0]	$CCR.xcc.c \leftarrow 1$

**TABLE 5-9** Setting of Carry (Borrow) bits for Subtraction That Sets CCs

Both fields of CCR (xcc and icc) are modified by arithmetic and logical instructions, the names of which end with the letters "cc" (for example, ANDcc), and by the WRCCR instruction. They can also be modified by a DONE or RETRY instruction, which replaces these bits with the contents of TSTATE.ccr. The behavior of the following instructions are conditioned by the contents of CCR.icc or CCR.xcc:

- BPcc and Tcc instructions (conditional transfer of control)
- Bicc (conditional transfer of control, based on CCR.icc only)
- MOVcc instruction (conditionally move the contents of an integer register)
- FMOVcc instruction (conditionally move the contents of a floating-point register)

**Extended (64-bit) integer condition codes (***xcc***).** Bits 7 through 4 are the IU condition codes, which indicate the results of an integer operation, with both of the operands and the result considered to be 64 bits wide.

**32-bit Integer condition codes (icc).** Bits 3 through 0 are the IU condition codes, which indicate the results of an integer operation, with both of the operands and the result considered to be 32 bits wide.

# <span id="page-66-0"></span>5.5.3 Address Space Identifier (ASI) Register (ASR 3) A<sup>1</sup>

The Address Space Identifier register ([FIGURE 5-12](#page-66-1)) specifies the address space identifier to be used for load and store alternate instructions that use the "rs1 + simm13" addressing form.

The ASI register may be explicitly read and written by the RDASI and WRASI instructions, respectively.

Software (executing in any privilege mode) may write any value into the ASI register. However, values in the range  $00_{16}$  to  $7F_{16}$  are "restricted" ASIs; an attempt to perform an access using an ASI in that range is restricted to software executing in a mode with sufficient privileges for the ASI. When an instruction executing in nonprivileged mode attempts an access using an ASI in the range  $00<sub>16</sub>$  to  $7F<sub>16</sub>$ or an instruction executing in privileged mode attempts an access using an ASI the range  $30_{16}$  to  $7F_{16}$ , a privileged\_action exception is generated. See Chapter 10, *[Address Space Identifiers \(ASIs\)](#page-412-0)* for details.



<span id="page-66-1"></span>**FIGURE 5-12** Address Space Identifier Register

# <span id="page-67-0"></span>5.5.4 Tick (TICK) Register (ASR 4) **A1**

FIGURE 5-13 illustrates the TICK register.

П

*R* TICK<sup>Pdis,Hdis</sup> — counter 63 62 0

**FIGURE 5-13** TICK Register

The counter field of the TICK register is a 63-bit counter that counts virtual processor clock cycles.

Bit 63 of the TICK register reads as 0.

Privileged software can read the TICK register with either the RDPR or RDTICK instruction, but only when privileged access to TICK is enabled by hyperprivileged software. An attempt by privileged software to read the TICK register when privileged access is disabled causes a *privileged\_action* exception.

Privileged software cannot write to the TICK register; an attempt to do so (with the WRPR instruction) results in an illegal\_instruction exception.

Nonprivileged software can read the TICK register by using the RDTICK instruction, but only when nonprivileged access to TICK is enabled by hyperprivileged software. If nonprivileged access is disabled, an attempt by nonprivileged software to read the TICK register using the RDTICK instruction causes a privileged\_action exception.

An attempt by nonprivileged software at any time to read the TICK register using the privileged RDPR instruction causes a privileged\_opcode exception.

Nonprivileged software cannot write the TICK register. An attempt by nonprivileged software to write the TICK register using the privileged WRPR instruction causes a *privileged\_opcode* exception.

The foregoing description regarding access to the TICK register is summarized in TABLE 5-10 and TABLE 5-11.





#### **TABLE 5-11** Access to TICK register throug105-V9h PR 4 (RDPR and WRPR instructions)



The difference between the values read from the TICK register on two reads is intended to reflect the number of strand cycles executed between the reads.

**Programming** | If a single TICK register is shared among multiple virtual

- **Note** processors, then the difference between subsequent reads of
	- TICK.counter reflects a shared cycle count, not a count specific to
	- the virtual processor reading the TICK register.

**IMPL. DEP. #105-V9:** (a) If an accurate count cannot always be returned when TICK is read, any inaccuracy should be small, bounded, and documented.

(b) An implementation may implement fewer than 63 bits in TICK.counter; however, the counter as implemented must be able to count for at least 10 years without overflowing. Any upper bits not implemented must read as zero.

# <span id="page-68-0"></span>5.5.5 Program Counters (PC, NPC) (ASR 5) A<sup>1</sup>

The PC contains the address of the instruction currently being executed. The least-significant two bits of PC always contain zeroes.

The PC can be read directly with the RDPC instruction. PC cannot be explicitly written by any instruction (including Write State Register), but is implicitly written by control transfer instructions. A WRasr to ASR 5 causes an *illegal\_instruction* exception.

The Next Program Counter, NPC, is a pseudo-register that contains the address of the next instruction to be executed if a trap does not occur. The least-significant two bits of NPC always contain zeroes.

NPC is written implicitly by control transfer instructions. However, NPC cannot be read or written explicitly by any instruction.

PC and NPC can be indirectly set by privileged software that writes to TPC[TL] and/or TNPC[TL] and executes a RETRY instruction.

See Chapter 6, *[Instruction Set Overview](#page-90-0)*, for details on how PC and NPC are used.

# <span id="page-68-1"></span>5.5.6 Floating-Point Registers State (FPRS) Register (ASR 6) A

The Floating-Point Registers State (FPRS) register, shown in [FIGURE 5-14,](#page-68-2) contains control information for the floating-point register file; this information is readable and writable by nonprivileged software.



<span id="page-68-2"></span>**FIGURE 5-14** Floating-Point Registers State Register

The FPRS register may be explicitly read and written by the RDFPRS and WRFPRS instructions, respectively.

**Enable FPU (fef).** Bit 2, fef, determines whether the FPU is enabled. If it is disabled, executing a floating-point instruction causes an  $fp\_disabled$  trap. If this bit is set (FPRS.fef = 1) but the **PSTATE.pef** bit is not set (PSTATE.pef = 0), then executing a floating-point instruction causes an fp\_disabled exception; that is, both FPRS.fef and PSTATE.pef must be set to 1 to enable floating-point operations.

**Programming** FPRS.fef can be used by application software to notify system **Note** software that the application does not require the contents of the F registers to be preserved. Depending on system software, this may provide some performance benefit, for example, the F registers would not have to be saved or restored during context switches to or from that application. Once an application sets FPRS.fef to 0, it must assume that the values in all F registers are volatile (may change at any time).

**Dirty Upper Registers (du).** Bit 1 is the "dirty" bit for the upper half of the floating-point registers; that is, F[32]–F[62]. It is set to 1 whenever any of the upper floating-point registers is modified. The du bit is cleared only by software.

An Oracle SPARC Architecture 2011 virtual processor may set FPRS.du pessimistically; that is, it may be set whenever an FPop executes, even though an exception may occur that prevents the instruction from completing so no destination F register was actually modified (impl. dep. #403-S10). Note that if the FPop triggers fp\_disabled, FPRS.du is *not* modified.

**Dirty Lower Registers (dl).** Bit 0 is the "dirty" bit for the lower 32 floating-point registers; that is, F[0]–F[31]. It is set to 1 whenever any of the lower floating-point registers is modified. The dl bit is cleared only by software.

An Oracle SPARC Architecture 2011 virtual processor may set FPRS.dl pessimistically; that is, it may be set whenever an FPop executes, even though an exception may occur that prevents the instruction from completing so no destination F register was actually modified (impl. dep. #403-S10). Note that if the FPop triggers fp\_disabled, FPRS.dl is *not* modified.

## <span id="page-69-0"></span>5.5.7 General Status Register (GSR) (ASR 19) and

The General Status Register<sup>1</sup> (GSR) is a nonprivileged read/write register that is implicitly referenced by many VIS instructions. The GSR can be read by the RDGSR instruction (see *[Read Ancillary State](#page-310-0) Register* [on page 295](#page-310-0)) and written by the WRGSR instruction (see *[Write Ancillary State Register](#page-372-0)* on page [357](#page-372-0)).

If the FPU is disabled (PSTATE.pef = 0 or FPRS.fef = 0), an attempt to access this register using an otherwise-valid RDGSR or WRGSR instruction causes an fp\_disabled trap.

The GSR is illustrated in [FIGURE 5-15](#page-69-1) and described in [TABLE 5-12.](#page-69-2)

<span id="page-69-1"></span>

**FIGURE 5-15** General Status Register (GSR) (ASR 19)

#### <span id="page-69-2"></span>**TABLE 5-12** GSR Bit Description



1. This register was (inaccurately) referred to as the "Graphics Status Register" in early UltraSPARC implementations

# <span id="page-70-0"></span> $5.5.8$  SOFTINT<sup>P</sup> Register (ASRs 20  $\overline{A2}$  , 21  $\overline{A2}$  , 22  $\overline{A1}$  )

Software uses the privileged, read/write SOFTINT register (ASR 22) to schedule interrupts (via interrupt\_level\_*n* exceptions).

SOFTINT (A1) can be read with a RDSOFTINT instruction (see *[Read Ancillary State Register](#page-310-0)* on page [295\)](#page-310-0) and written with a WRSOFTINT, WRSOFTINT\_SET, or WRSOFTINT\_CLR instruction (see *[Write](#page-372-0) [Ancillary State Register](#page-372-0)* on page 357). An attempt to access to this register in nonprivileged mode causes a privileged\_opcode exception.

**Programming** | To atomically modify the set of pending software interrupts, use **Note** of the SOFTINT\_SET and SOFTINT\_CLR ASRs is recommended.

The SOFTINT register is illustrated in [FIGURE 5-16](#page-70-2) and described in TABLE 5-13.

<span id="page-70-2"></span>

**FIGURE 5-16** SOFTINT Register (ASR 22)

#### **TABLE 5-13** SOFTINT Bit Description



Setting either SOFTINT.sm or SOFTINT.int\_level{13} (SOFTINT{14}) to 1 causes a level-14 interrupt (interrupt\_level\_14). However, those two bits are independent; setting one of them does not affect the other.

See *[Software Interrupt Register \(](#page-457-0)*SOFTINT*)* on page 442 for additional information regarding the SOFTINT register.

### <span id="page-70-1"></span>5.5.8.1 SOFTINT\_SET<sup>P</sup> Pseudo-Register (ASR 20) **A2**

A Write State register instruction to ASR 20 (WRSOFTINT\_SET) atomically sets selected bits in the privileged SOFTINT Register (ASR 22) (see [page 55](#page-70-0)). That is, bits 16:0 of the write data are **or**ed into SOFTINT; any '1' bit in the write data causes the corresponding bit of SOFTINT to be set to 1. Bits 63:17 of the write data are ignored.

Access to ASR 20 is privileged and write-only. There is no instruction to read this pseudo-register. An attempt to write to ASR 20 in non-privileged mode, using the WRasr instruction, causes a privileged\_opcode exception.

**Programming** | There is no actual "register" (machine state) corresponding to **Note** | ASR 20; it is just a programming interface to conveniently set selected bits to '1' in the SOFTINT register, ASR 22.

[FIGURE 5-17](#page-71-2) illustrates the SOFTINT\_SET pseudo-register.

<span id="page-71-2"></span>

**FIGURE 5-17** SOFTINT\_SET Pseudo**-**Register (ASR 20)

### <span id="page-71-0"></span>5.5.8.2 SOFTINT\_CLR<sup>P</sup> Pseudo-Register (ASR 21) **A2**

A Write State register instruction to ASR 21 (WRSOFTINT\_CLR) atomically clears selected bits in the privileged SOFTINT register (ASR 22) (see [page 55](#page-70-0)). That is, bits 16:0 of the write data are inverted and **and**ed into SOFTINT; any '1' bit in the write data causes the corresponding bit of SOFTINT to be set to 0. Bits 63:17 of the write data are ignored.

Access to ASR 21 is privileged and write-only. There is no instruction to read this pseudo-register. An attempt to write to ASR 21 in non-privileged mode, using the WRasr instruction, causes a privileged\_opcode exception.

**Programming** | There is no actual "register" (machine state) corresponding to **Note** | ASR 21; it is just a programming interface to conveniently clear (set to '0') selected bits in the SOFTINT register, ASR 22.

FIGURE 5-18 illustrates the SOFTINT\_CLR pseudo-register.



**FIGURE 5-18** SOFTINT\_CLR Pseudo-Register (ASR 21))

# <span id="page-71-1"></span>5.5.9 System Tick (STICK) Register (ASR 24) and

hyperprivilegedThe System Tick (STICK) register provides a counter that consistently measures time across all virtual processors (strands) of a system. The 63-bit counter field of the STICK register automatically increments at a fixed frequency of 1.0 GHz, therefore counter bit *n* will be observed to increment at a frequency of 1.0 GHz  $\div 2^n$ .

The STICK register is illustrated in [FIGURE 5-19](#page-71-3) and described below.



**FIGURE 5-19** STICK Register

<span id="page-71-3"></span>Bit 63 of the STICK register reads as 0.

The counter field spans bits 62:*m* of the STICK register. *m* is implementation-dependent (impl.dep. #442-S10(c)), but *m* must be less than or equal to 4 (STICK granularity of 16ns or better); *m* can be 0.
The counter must increment 1 billion  $\pm 25,000$  times every second (an error rate of no more than 25 parts per million). This means that the counter must not gain or lose more than 2.16 seconds per day.

**IMPL. DEP. #442-S10: (a)** If an accurate count cannot always be returned when STICK is read, any inaccuracy should be small, bounded, and documented.

(b) *(no longer applies)*

(c) The bit number *m* of the least significant implemented bit of the counter field of the STICK register is implementation-dependent, but must be in range 4 to 0, inclusively (that is,  $4 \ge m \ge 0$ ). Any loworder bits not implemented must read as zero.

Writes to unimplemented bits of STICK are ignored. Any implementation that does not implement all bits of STICK must ensure that comparisons to STICK\_CMPR correctly account for the absence of the unimplemented bits.

At least one STICK register must be implemented per system. However, multiple STICK registers per system may be implemented (for example, STICK may be implemented per-core or per-strand). No more than one STICK may be implemented per strand. An implementation must document how many STICKs are implemented per system and their relationships to strands and other structures.

Privileged software can read the STICK register with the RDSTICK instruction, but only when privileged access to STICK is enabled by hyperprivileged software. An attempt by privileged software to read the STICK register when privileged access is disabled causes a *privileged\_action* exception.

Privileged software cannot write the STICK register; an attempt to execute the WRSTICK instruction in privileged mode results in an *illegal\_instruction* exception.

Nonprivileged software can read the STICK register using the RDSTICK instruction, but only when nonprivileged access to STICK is enabled by hyperprivileged software. If nonprivileged access is disabled, an attempt by nonprivileged software to read the STICK register causes a *privileged\_action* exception.

Nonprivileged software cannot write the STICK register; an attempt to execute the WRSTICK instruction in nonprivileged mode results in an *illegal\_instruction* exception.

The difference between two values read from the STICK register at different times reflects the amount of time that has passed between the reads; (*value1* − *value0*) yields the number of nanoseconds that elapsed between the two reads.

> **Note** | If STICK begins counting at 0, it will overflow in approximately 34 years.

## 5.5.10 System Tick Compare (STICK\_CMPR<sup>P</sup>) Register (ASR 25) **A2**

The privileged STICK\_CMPR register allows system software to cause an *interrupt\_level\_14* trap when the STICK register reaches the value specified in STICK\_CMPR. Nonprivileged accesses to this register cause a privileged\_opcode exception (see *[Exception and Interrupt Descriptions](#page-449-0)* on page 434).

The System Tick Compare Register is illustrated in FIGURE 5-20 and described in [TABLE 5-14](#page-73-0).



**FIGURE 5-20** STICK\_CMPR Register

The value of *n* (as shown in FIGURE 5-20) is implementation-dependent, but must be between 0 and 8, inclusively  $(0 \le n \le 8)$ .

The value of *n* (as shown in FIGURE 5-20) is implementation-dependent, but must be between 0 and 9, inclusively  $(0 \le n \le 9)$ .

<span id="page-73-0"></span>**TABLE 5-14** STICK\_CMPR Register Description

<b>Bits</b>	Field	<b>Description</b>
-63	int dis	Interrupt Disable. If set to 1, STICK_CMPR interrupts are disabled.
62:n	stick_cmpr	System Tick Compare Field.
	$(n-1)$ :0 Reserved	

A *stick match* exception occurs when all three of the following conditions are met:

- $\blacksquare$  STICK CMPR.int dis = 0
- a transition occurs from

П

- (STICK.counter << *m*) < (STICK\_CMPR.stick\_cmpr << *n*) in one cycle to
	- $(STICK.counter << m) \geq (STICK CMPR. stick cmpr << n)$

in the following cycle, where:

**Note**

- *m* is the bit number of the least-significant implemented bit of STICK.counter (see [page 56](#page-71-0))
- *n* is the bit number of the least-significant implemented bit of STICK CMPR.stick cmpr
- << is the arithmetic left-shift operator
- < and ≥ are unsigned comparisons
- the above state transtion occured due to incrementing **STICK** and **not** due to an explicit write to STICK or STICK\_CMPR

When a stick\_match exception occurs, SOFTINT{16} (SOFTINT.sm) is set to 1. This has the effect of posting an interrupt\_level\_14 trap request to the virtual processor, which causes an interrupt\_level\_14 trap when  $(PIL < 14)$  and  $(PSTATE_ie = 1)$ . The *interrupt level 14* trap handler must check SOFTINT{14} and SOFTINT{16} (SOFTINT.sm) to determine the cause of the *interrupt\_level\_14* trap.

An implementation may compare (STICK\_CMPR.stick\_cmpr << *n*) to STICK periodically, instead of comparing every cycle.

The implementation must ensure that if  $STICK\_CMPR.int\_dis = 0$  and a 63-bit value written to STICK\_CMPR.stick\_cmpr is greater than STICK, that the implementation will detect a stick\_match exception at a future time.

**Implementation** | If an implementation does not compare against

STICK\_CMPR.stick\_cmpr every cycle, it is recommended that the implementation not implement the less-significant bits of STICK\_CMPR.stick\_cmpr that correspond to the time interval between comparisons of STICK\_CMPR.stick\_cmpr.

In addition, if a write to STICK\_CMPR.stick\_cmpr has nonzero unimplemented lower bits and if the 63-bit value written to STICK\_CMPR.stick\_cmpr is greater than STICK, then the implementation must ensure that the stick\_match exception is not lost. This may be accomplished by incrementing the value of the implemented bits by an amount sufficient to ensure that a stick\_match exception will occur at a future time, or by posting the stick\_match exception to take effect at some later time, or by other means.

Any alterations performed by virtual processor hardware of the values written to STICK\_CMPR.stick\_cmpr must be specified in that processor's Implementation Supplement to this document.

## 5.5.11 Compatibility Feature Register (CFR) (ASR 26) **G**

Each virtual processor has a Compatibility Feature Register (CFR). The CFR is read-only.

The format of the CFR is shown in TABLE 5-15. **TABLE 5-15** Compatibility Feature Register (CFR) Description (ASR 1A<sub>16</sub>)



The CFR enumerates the capabilities that the virtual processor supports. Software can use the CFR to determine whether particular features (such as instruction opcodes or registers) are available for use on the current virtual processor. If a virtual processor executes an opcode associated with a bit in CFR but that bit is 0, that feature is not present and a compatibility\_feature trap occurs.

**Programming** | For correctness and optimal performance, prior to using any **Note** feature associated with a bit in CFR, an application or library must first check the CFR to ensure that the desired feature is actually supported by the underlying hardware.

## 5.5.12 Pause Count (PAUSE) Register (ASR 27) **G**

The nonprivileged PAUSE register provides a means for software to voluntarily and temporarily pause execution, freeing up processor resources for use by other threads of execution. When PAUSE = 0, it has no effect on execution. When PAUSE  $\neq$  0, execution is paused (temporarily suspended) until PAUSE =  $0$  again.

Software initiates a pause for *n* virtual processor cycles by writing the value *n* to the PAUSE register, using the WRPAUSE instruction. PAUSE is write-only and cannot be read by software; in particular, there is no RDPAUSE instruction.

When  $PAUSE \neq 0$ , it is automatically decremented once every virtual processor cycle. When  $PAUSE = 0$ , no decrementation occurs.





**IMPL. DEP. #502-S30:** The maximum number of virtual processor cycles that a virtual processor may be paused by the PAUSE instruction, MAX\_PAUSE\_COUNT, is 2*B*−1. *B*, the number of bits used to implement the pause\_count field, is implementation-dependent but *B* must be  $\geq 13$ . Therefore *MAX\_PAUSE\_COUNT* ≥  $2^{13}$ –1 (8191) cycles. If a PAUSE instruction requests a pause of more than MAX\_PAUSE\_COUNT cycles, the virtual processor must saturate the pause count to its maximum value, that is, write a value of MAX\_PAUSE\_COUNT to the PAUSE register.

**Implementation** | An implementation should implement enough bits in the PAUSE register to **Note** *satisfy the equation:*

$$
\frac{(2^B - (S \times 4))}{2^B} \ge 0.99
$$

*where:*

*B is the number of bits that must be implemented in the* PAUSE *register S is the number of strands that share an instruction pipeline, and 4 represents the number of slots in the pipeline needed to execute the four instructions in a minimal busy-wait loop (load, compare, branch,* PAUSE*).*

*Solving this equation for B yields:*  $B \ge$  *ceiling* ( $\log_2(100 \times S)$ ) + 2

**Implementation** | While PAUSE  $\neq 0$ , the strand should suspend forward progress and **Note** should release all shared hardware resources to other strands.

When the value of PAUSE reaches 0, a paused strand resumes forward progress and begins using shared processor resources again.

The PAUSE register will be zero after the number of cycles specified in the PAUSE instruction have elapsed (that is, PAUSE has auto-decremented down to 0) or when any of the following events occur, all of which cause PAUSE to be zeroed:

- an **un**masked (PSTATE.ie = 1) disrupting trap request
- a deferred trap request

A **masked** trap request that occurs while a strand is paused has no effect on the suspension of the strand or on the contents of the PAUSE register. In particular, a masked trap request does **not** zero PAUSE.

**Implementation** | The PAUSE instruction is implemented as a WRasr to ASR 27. See **Note** *Pause* [on page 283](#page-298-0) and *[Write Ancillary State Register](#page-372-0)* on page 357 for details.

# <span id="page-76-0"></span>5.6 Register-Window PR State Registers

<span id="page-76-1"></span>The state of the register windows is determined by the contents of a set of privileged registers. These state registers can be read/written by privileged software using the RDPR/WRPR instructions. An attempt by nonprivileged software to execute a RDPR or WRPR instruction causes a privileged\_opcode exception. In addition, these registers are modified by instructions related to register windows and are used to generate traps that allow supervisor software to spill, fill, and clean register windows.

Privileged registers CWP, CANSAVE, CANRESTORE, OTHERWIN, and CLEANWIN contain values in the range 0 **..** N\_REG\_WINDOWS − 1. An attempt to write a value greater than N\_REG\_WINDOWS − 2 to CANSAVE, CANRESTORE, or OTHERWIN violates the register window state definition in *[Register](#page-79-0) [Window State Definition](#page-79-0)* on page 64. All five of these registers should have the same width.

**Programming** | Hardware is not required to prevent a value greater than **Note** N\_REG\_WINDOWS − 2 from being written to CANSAVE, CANRESTORE, or OTHERWIN; it is up to system software to keep the window state consistent.

**IMPL. DEP. #126-V9-Ms10Cs40:** An attempt to write a value greater than N\_REG\_WINDOWS – 1 to CWP, CANSAVE, CANRESTORE, OTHERWIN, or CLEANWIN causes an implementation-dependent value in the range 0 **..** *N\_REG\_WINDOWS* − 1 to be written to the register. Although the architectural width of each of these five registers is 5 bits, their actual implemented width is implementation dependent and shall be between  $\log_2(N\_REG\_WINDOWs)$  and 5 bits, inclusive. If fewer than 5 bits are implemented, the unimplemented upper bits shall read as 0 and writes to them shall have no effect.

- **Implementation** A write to any privileged register, including PR state registers, **Note** may drain the virtual processor pipeline.
	- **Programming** | Privileged software should not assume that N\_REG\_WINDOWS is a **Note** power of 2, because an implementation is free to implement a non-power-of-2 value for N\_REG\_WINDOWS.
	- **Programming** | Privileged software should not assume that N\_REG\_WINDOWS is a **Note** fixed value, in order to support live migration to a virtual processor with a different number of implemented register windows.

For details of how the window-management registers are used, see *[Register Window Management](#page-103-0) [Instructions](#page-103-0)* on page 88.

# 5.6.1 Current Window Pointer (**CWP<sup>P</sup>) Register (PR 9)** (A1

The privileged CWP register, shown in FIGURE 5-22, is a counter that identifies the current window into the array of integer registers. See *[Register Window Management Instructions](#page-103-0)* on page 88 and [Chapter 12,](#page-432-0) *Traps*, for information regarding how hardware manipulates the CWP register.



**FIGURE 5-22** Current Window Pointer Register

**Implementation** For Oracle SPARC Architecture 2011 processors, **Note**  $N_{REG_{\text{WINDOWS}}} = 8$ . Therefore, the CWP register is implemented with 3 bits and the maximum value for CWP is 7.

# 5.6.2 Savable Windows (**CANSA**VE<sup>P</sup>) Register (PR 10)  $\overline{\bf A1}$

The privileged CANSAVE register, shown in FIGURE 5-23, contains the number of register windows following CWP that are not in use and are, hence, available to be allocated by a SAVE instruction without generating a window spill exception.



**FIGURE 5-23** CANSAVE Register, Figure 5-24, page 88

**Programming** | Per *[Register Window State Definition](#page-79-0)* on page 64, the maxiumum **Note** valid value of CANSAVE is N\_REG\_WINDOWS - 2. However, implementations are not required to prevent out-of-range values (notably, N\_REG\_WINDOWS − 1) from being written to CANSAVE, so software should take care to never write such values to it.

# 5.6.3 Restorable Windows (**CANRESTORE<sup>P</sup>)** Register (PR 11)  $\overline{\bf A1}$

The privileged CANRESTORE register, shown in [FIGURE 5-24](#page-77-0), contains the number of register windows preceding CWP that are in use by the current program and can be restored (by the RESTORE instruction) without generating a window fill exception.



<span id="page-77-0"></span>**FIGURE 5-24** CANRESTORE Register

**Programming** | Per *[Register Window State Definition](#page-79-0)* on page 64, the maxiumum **Note** valid value of CANRESTORE is N\_REG\_WINDOWS − 2. However, implementations are not required to prevent out-of-range values (notably, N\_REG\_WINDOWS − 1) from being written to CANRESTORE, so software should take care to never write such values to it.

# 5.6.4 Clean Windows (**CLEANWIN<sup>P</sup>) Register (PR 12)** (A1

The privileged CLEANWIN register, shown in [FIGURE 5-25,](#page-77-1) contains the number of windows that can be used by the SAVE instruction without causing a clean\_window exception.



<span id="page-77-1"></span>**FIGURE 5-25** CLEANWIN Register

The CLEANWIN register counts the number of register windows that are "clean" with respect to the current program; that is, register windows that contain only zeroes, valid addresses, or valid data from that program. Registers in these windows need not be cleaned before they can be used. The count includes the register windows that can be restored (the value in the CANRESTORE register) and the register windows following CWP that can be used without cleaning. When a clean window is requested (by a SAVE instruction) and none is available, a clean\_window exception occurs to cause the next window to be cleaned.

**Implementation** | For Oracle SPARC Architecture 2011 processors, **Note**  $N_{REG_{\text{MNDOWS}}} = 8$ . Therefore, the CLEANWIN register is implemented with 3 bits and the maximum value for CLEANWIN is 7. When this register is written by the WRPR instruction, bits 63:3 of the data written are ignored.

# 5.6.5 Other Windows (**OTHERWIN<sup>P</sup>) Register (PR 13)** (A1

The privileged OTHERWIN register, shown in [FIGURE 5-26,](#page-78-0) contains the count of register windows that will be spilled/filled by a separate set of trap vectors based on the contents of WSTATE.other. If OTHERWIN is zero, register windows are spilled/filled by use of trap vectors based on the contents of WSTATE.normal.

The OTHERWIN register can be used to split the register windows among different address spaces and handle spill/fill traps efficiently by use of separate spill/fill vectors.



<span id="page-78-0"></span>**FIGURE 5-26** OTHERWIN Register

**Programming** | Per *[Register Window State Definition](#page-79-0)* on page 64, the maxiumum **Note** valid value of OTHERWIN is N\_REG\_WINDOWS - 2. However, implementations are not required to prevent out-of-range values (notably, N\_REG\_WINDOWS − 1) from being written to OTHERWIN, so software should take care to never write such values to it.

# 5.6.6 Window State (WSTATEP) Register (PR 14) **A1**

The privileged WSTATE register, shown in [FIGURE 5-27](#page-78-1), specifies bits that are inserted into TT[TL]{4:2} on traps caused by window spill and fill exceptions. These bits are used to select one of eight different window spill and fill handlers. If  $OTHERWIN = 0$  at the time a trap is taken because of a window spill or window fill exception, then the WSTATE.normal bits are inserted into TT[TL]. Otherwise, the WSTATE.other bits are inserted into TT[TL]. See *[Register Window State Definition](#page-79-0)*, below, for details of the semantics of OTHERWIN.



<span id="page-78-1"></span>

## 5.6.7 Register Window Management

The state of the register windows is determined by the contents of the set of privileged registers described in *[Register-Window PR State Registers](#page-76-0)* on page 61. Those registers are affected by the instructions described in *[Register Window Management Instructions](#page-103-0)* on page 88. Privileged software can read/write these state registers directly by using RDPR/WRPR instructions.

### <span id="page-79-0"></span>5.6.7.1 Register Window State Definition

For the state of the register windows to be consistent, the following must always be true:

CANSAVE + CANRESTORE + OTHERWIN =  $N\_REG\_WINDOWS - 2$ 

FIGURE 5-3 [on page 37](#page-52-0) shows how the register windows are partitioned to obtain the above equation. The partitions are as follows:

- The current window plus the window that must not be used because it overlaps two other valid windows. In [FIGURE 5-3](#page-52-0), these are windows 0 and 5, respectively. They are always present and account for the "2" subtracted from N\_REG\_WINDOWS in the right-hand side of the above equation.
- Windows that do not have valid contents and that can be used (through a SAVE instruction) without causing a spill trap. These windows (windows 1–4 in [FIGURE 5-3\)](#page-52-0) are counted in CANSAVE.
- Windows that have valid contents for the current address space and that can be used (through the RESTORE instruction) without causing a fill trap. These windows (window 7 in [FIGURE 5-3](#page-52-0)) are counted in CANRESTORE.
- Windows that have valid contents for an address space other than the current address space. An attempt to use these windows through a SAVE (RESTORE) instruction results in a spill (fill) trap to a separate set of trap vectors, as discussed in the following subsection. These windows (window 6 in [FIGURE 5-3](#page-52-0)) are counted in OTHERWIN.

In addition,

CLEANWIN ≥ CANRESTORE

since CLEANWIN is the sum of CANRESTORE and the number of clean windows following CWP.

For the window-management features of the architecture described in this section to be used, the state of the register windows must be kept consistent at all times, except within the trap handlers for window spilling, filling, and cleaning. While window traps are being handled, the state may be inconsistent. Window spill/fill trap handlers should be written so that a nested trap can be taken without destroying state.

**Programming** | System software is responsible for keeping the state of the **Note** register windows consistent at all times. Failure to do so will cause undefined behavior. For example, CANSAVE, CANRESTORE, and OTHERWIN must never be greater than or equal to N\_REG\_WINDOWS – 1.

### 5.6.7.2 Register Window Traps

Window traps are used to manage overflow and underflow conditions in the register windows, support clean windows, and implement the FLUSHW instruction.

See *[Register Window Traps](#page-454-0)* on page 439 for a detailed description of how fill, spill, and clean\_window traps support register windowing.

# 5.7 Non-Register-Window PR State Registers

The registers described in this section are visible only to software running in privileged mode (that is, when PSTATE.priv  $= 1$ ), and may be accessed with the WRPR and RDPR instructions. (An attempt to execute a WRPR or RDPR instruction in nonprivileged mode causes a *privileged\_opcode* exception.)

Each virtual processor provides a full set of these state registers. **Implementation** A write to any privileged register, including PR state registers, **Note** may drain the CPU pipeline.

# 5.7.1 Trap Program Counter (TPC<sup>P</sup>) Register (PR 0)  $\overline{\bf A1}$

The privileged Trap Program Counter register (TPC; [FIGURE 5-28](#page-80-0)) contains the program counter (PC) from the previous trap level. There are MAXPTL instances of the TPC, but only one is accessible at any time. The current value in the TL register determines which instance of the TPC[TL] register is accessible. An attempt to read or write the TPC register when  $TL = 0$  causes an *illegal\_instruction* exception.



**FIGURE 5-28** Trap Program Counter Register Stack

<span id="page-80-0"></span>During normal operation, the value of  $TPC[n]$ , where *n* is greater than the current trap level (*n* > TL), is undefined.

[TABLE 5-16](#page-80-1) lists the events that cause TPC to be read or written.

<span id="page-80-1"></span>



# 5.7.2 Trap Next PC (TNPC<sup>P</sup>) Register (PR 1)  $\overline{a_1}$

The privileged Trap Next Program Counter register (TNPC; [FIGURE 5-28\)](#page-80-0) is the next program counter (NPC) from the previous trap level. There are MAXPTL instances of the TNPC, but only one is accessible at any time. The current value in the TL register determines which instance of the TNPC register is accessible. An attempt to read or write the TNPC register when  $TL = 0$  causes an *illegal\_instruction* exception.

During normal operation, the value of  $\text{TNPC}[n]$ , where *n* is greater than the current trap level (*n* > TL), is undefined.



**FIGURE 5-29** Trap Next Program Counter Register Stack

[TABLE 5-17](#page-81-0) lists the events that cause TNPC to be read or written.

<span id="page-81-0"></span>



# 5.7.3 Trap State (TSTATE<sup>P</sup>) Register (PR 2) a1

The privileged Trap State register (TSTATE; FIGURE 5-30) contains the state from the previous trap level, comprising the contents of the GL, CCR, ASI, PSTATE, and CWP registers from the previous trap level. There are MAXPTL instances of the TSTATE register, but only one is accessible at a time. The current value in the TL register determines which instance of TSTATE is accessible. An attempt to read or write the TSTATE register when  $TL = 0$  causes an *illegal\_instruction* exception.



**FIGURE 5-30** Trap State (TSTATE) Register Stack

During normal operation the value of TSTATE[*n*], when *n* is greater than the current trap level (*n* > TL), is undefined.

**V9 Compatibility** | Because there are more bits in the Oracle SPARC Architecture's **Note** PSTATE register than in a SPARC V9 PSTATE register, a 13-bit PSTATE value is stored in TSTATE instead of the 10-bit value specified in the SPARC V9 architecture.

TABLE 5-18 lists the events that cause TSTATE to be read or written.



**TABLE 5-18** Events That Involve TSTATE, When Executing with  $TL = n$ 

# 5.7.4 Trap Type (TT<sup>P</sup>) Register (PR 3)  $\overline{\mathsf{A1}}$

The privileged Trap Type register (TT; see [FIGURE 5-31](#page-82-0)) contains the trap type of the trap that caused entry to the current trap level. There are MAXPTL instances of the TT register, but only one is accessible at a time. The current value in the TL register determines which instance of the TT register is accessible. An attempt to read or write the  $TT$  register when  $TL = 0$  causes an *illegal\_instruction* exception.



**FIGURE 5-31** Trap Type Register Stack

<span id="page-82-0"></span>During normal operation, the value of  $TT[n]$ , where *n* is greater than the current trap level (*n* > TL), is undefined.

[TABLE 5-19](#page-82-1) lists the events that cause TT to be read or written.

<span id="page-82-1"></span>**TABLE 5-19** Events that involve  $TT$ , when executing with  $TL = n$ .



## 5.7.5 Tick (TICK) Register (PR 4) **A1**

PR 4 and ASR 4 refer to the same physical TICK register. See *Tick (*TICK*[\) Register \(ASR 4\)](#page-67-0)* on page 52 for a description of that register and how it can be accessed by the RDasr, RDPR, and WRPR instructions.

# 5.7.6 Trap Base Address (TBA<sup>P</sup>) Register (PR 5) a1

The privileged Trap Base Address register (TBA), shown in [FIGURE 5-32](#page-83-0), provides the upper 49 bits (bits 63:15) of the virtual address used to select the trap vector for a trap that is to be delivered to privileged mode. The lower 15 bits of the TBA always read as zero, and writes to them are ignored.



**FIGURE 5-32** Trap Base Address Register

<span id="page-83-1"></span><span id="page-83-0"></span>Details on how the full address for a trap vector is generated, using TBA and other state, are provided in *[Trap-Table Entry Address to Privileged Mode](#page-439-0)* on page 424.

# 5.7.7 Processor State (PSTATE<sup>P</sup>) Register (PR 6) A1

The privileged Processor State register (PSTATE), shown in FIGURE 5-33FIGURE 5-33, contains control fields for the current state of the virtual processor. There is only one instance of the PSTATE register per virtual processor.



**FIGURE 5-33** PSTATE Fields

Writes to PSTATE are nondelayed; that is, new machine state written to PSTATE is visible to the next instruction executed. The privileged RDPR and WRPR instructions are used to read and write PSTATE, respectively.

The following subsections describe the fields of the PSTATE register.

**Trap on Control Transfer (tct).** PSTATE.tct enables the Trap-on-Control-Transfer feature.When PSTATE.tct = 1, the virtual processor monitors each control transfer instruction (CTI) to determine whether a control\_transfer\_instruction exception should be generated. If the virtual processor is executing a CTI, PSTATE.tct = 1, and a successful control transfer is going to occur as a result of execution of that CTI, the processor generates a *control transfer instruction* exception instead of completing execution of the control transfer instruction.

When the trap is taken, the address of the CTI (the value of PC when the CTI began execution) is saved in TPC[TL] and the value of NPC when the CTI began execution is saved in TNPC[TL].

During initial trap processing, before trap handler code is executed, the virtual processor sets PSTATE.tct to 0 (so that control transfers within the trap handler don't cause additional traps).

Programming | Trap handler software for a control\_transfer\_instruction trap **Note** should take care when returning to the software that caused the trap. Execution of DONE or RETRY causes PSTATE.tct to be restored from TSTATE, normally setting PSTATE.tct back to 1. If trap handler software intends for control\_transfer\_instruction exceptions to be reenabled, then it must emulate the trapped control transfer instruction.

**IMPL. DEP. #450-S20:** Availability of the control\_transfer\_instruction exception feature is implementation dependent. If not implemented, trap type  $074_{16}$  is unused, PSTATE.tct always reads as zero, and writes to PSTATE.tct are ignored.

For the purposes of the *control\_transfer\_instruction* exception, a discontinuity in instruction-fetch addresses caused by a WRPR to PSTATE that changes the value of PSTATE.am (and thus, potentially the more-significant 32 bits of the address of the next instruction; see [page 71](#page-86-0)) is *not* considered a control transfer. Only explicit CTIs can generate a *control\_transfer\_instruction* exception.

П

**Current Little Endian (cle).** This bit affects the endianness of data accesses performed using an implicit ASI. When  $PSTATE.Cle = 1$ , all data accesses using an implicit ASI are performed in littleendian byte order. When  $\textsf{PSTATE}.cle = 0$ , all data accesses using an implicit ASI are performed in bigendian byte order. Specific ASIs used are shown in TABLE 6-3 [on page 81.](#page-96-0) Note that the endianness of a data access may be further affected by TTE.ie used by the MMU.

Instruction accesses are unaffected by PSTATE.cle and are always performed in big-endian byte order.

**Trap Little Endian (tle).** When a trap is taken, the current PSTATE register is pushed onto the trap stack. During a virtual processor trap to privileged mode, the PSTATE.tle bit is copied into PSTATE.cle in the new PSTATE register. This behavior allows system software to have a different implicit byte ordering than the current process. Thus, if PSTATE.tle is set to 1, data accesses using an implicit ASI in the trap handler are little-endian.

The original state of PSTATE.cle is restored when the original PSTATE register is restored from the trap stack.

**Memory Model (mm).** This 2-bit field determines the memory model in use by the virtual processor. The defined values for an Oracle SPARC Architecture virtual processor are listed in [TABLE 5-20.](#page-84-0)

<span id="page-84-0"></span>**TABLE 5-20** PSTATE.mm Encodings

mm Value	<b>Selected Memory Model</b>
00	Total Store Order (TSO)
01	Reserved
10	<i>Implementation dependent</i> (impl. dep. #113-V9-Ms10)
11	Implementation dependent (impl. dep. #113-V9-Ms10)

The current memory model is determined by the value of PSTATE.mm. Software should refrain from writing the values  $01<sub>2</sub>$ ,  $10<sub>2</sub>$ , or  $11<sub>2</sub>$  to PSTATE.mm because they are implementation-dependent or reserved for future extensions to the architecture, and in any case not currently portable across implementations.

■ **Total Store Order (TSO)** — Loads are ordered with respect to earlier loads. Stores are ordered with respect to earlier loads and stores. Thus, loads can bypass earlier stores but cannot bypass earlier loads; stores cannot bypass earlier loads or stores.

**IMPL. DEP. #113-V9-Ms10:** Whether memory models represented by PSTATE.mm =  $10<sub>2</sub>$  or  $11<sub>2</sub>$  are supported in an Oracle SPARC Architecture processor is implementation dependent. If the  $10<sub>2</sub>$  model is supported, then when PSTATE.mm =  $10<sub>2</sub>$  the implementation must correctly execute software that adheres to the RMO model described in *The SPARC Architecture Manual-Version 9*. If the 11<sub>2</sub> model is supported, its definition is implementation dependent.

**IMPL. DEP. #119-Ms10**: The effect of writing an unimplemented memory model designation into PSTATE.mm is implementation dependent.



**Enable FPU (pef).** When set to 1, the PSTATE.pef bit enables the floating-point unit. This allows privileged software to manage the FPU. For the FPU to be usable, both PSTATE.pef and FPRS.fef must be set to 1. Otherwise, any floating-point instruction that tries to reference the FPU causes an fp\_disabled trap.

If an implementation does not contain a hardware FPU, PSTATE.pef always reads as 0 and writes to it are ignored.

**Address Mask (am).** The PSTATE.am bit is provided to allow 32-bit SPARC software to run correctly on a 64-bit SPARC processor. When PSTATE.am  $= 1$ , bits 63:32 of virtual addresses are masked out (treated as 0).

PSTATE.am = PSTATE.am = PSTATE.am only affects virtual addresses (including those referenced using ASI\_AS\_IF\_USER\* ASIs); it does not affect real addresses.

When PSTATE.am = 0, the full 64 bits of all instruction and data addresses are *preserved* at all points in the virtual processor.

When an MMU is disabled, PSTATE.am has no effect on (does not cause masking of) addresses.

**Programming** | It is the responsibility of privileged software to manage the **Note** | setting of the PSTATE.am bit, since hardware masks virtual addresses when PSTATE.am = 1. Misuse of the PSTATE.am bit can result in undesirable behavior. In particular, PSTATE.am should *not* be set to 1 in privileged mode. The PSTATE.am bit should always be set to 1 when 32-bit nonprivileged software is executed.

Instances in which the more-significant 32 bits of a virtual address **are masked** when PSTATE.am = 1 include:

- Before any data virtual address is sent out of the virtual processor (notably, to the memory system, which includes MMU, internal caches, and external caches).
- Before any instruction virtual address is sent out of the virtual processor (notably, to the memory system, which includes MMU, internal caches, and external caches)
- When the value of PC is stored to a general-purpose register by a CALL, JMPL, or RDPC instruction (closed impl.dep. #125-V9-Cs10)
- When the values of PC and NPC are written to TPC[TL] and TNPC[TL] (respectively) during a trap (closed impl.dep. #125-V9-Cs10)
- Before any address is sent to a watchpoint comparator

**Programming** | A 64-bit comparison is always used when performing a masked **Note** watchpoint address comparison with the Instruction or Data VA watchpoint register. When  $PSTATE$ . am = 1, the more significant 32 bits of the VA watchpoint register must be zero for a match (and resulting trap) to occur.

When PSTATE.am = 1, the more-significant 32 bits of a virtual address **are explicitly preserved and** *not* **masked** out in the following cases:

- When a target address is written to NPC by a control transfer instruction
- When NPC is incremented to NPC + 4 during execution of an instruction that is not a taken control transfer
- When the address is a nontranslating address (an address that is never translated by an MMU, such as the address of an internal register accessed using an ASI)
- When a WRPR instruction writes to TPC[TL] or TNPC[TL]

<span id="page-86-0"></span>**Programming** | Since writes to PSTATE are nondelayed (see page 68), a change **Note** | to PSTATE.am can affect which instruction is executed immediately after the write to PSTATE.am. Specifically, if a WRPR to the PSTATE register changes the value of PSTATE.am from '0' to '1', and NPC{63:32} when the WRPR began execution was nonzero, then the next instruction executed after the WRPR will be from the address indicated in NPC{31:0} (with the moresignificant 32 address bits set to zero).

■ When a RDPR instruction reads from TPC[TL] or TNPC[TL]

If (1) **TSTATE**[TL].pstate.am = 1 and (2) a DONE or RETRY instruction is executed<sup>1</sup>, it is implementation dependent whether the DONE or RETRY instruction masks (zeroes) the moresignificant 32 bits of the values it places into PC and NPC (impl. dep. #417-S10).



**Programming** | PSTATE.am affects the operation of the edge-handling **Note** instructions, EDGE<8|16|32>[L]\*. See *[Edge Handling Instructions](#page-161-0)* [on page 146](#page-161-0) and *[Edge Handling Instructions \(no CC\)](#page-162-0)* on page 147.

**Privileged Mode (priv).** When PSTATE.priv = 1, the virtual processor is operating in privileged mode.

When  $PSTATE:$ priv = 0, the processor is operating in nonprivileged mode

**PSTATE\_interrupt\_enable (ie).** PSTATE.ie controls when the virtual processor can take traps due to disrupting exceptions (such as interrupts or errors unrelated to instruction processing).

Outstanding disrupting exceptions that are destined for privileged mode can only cause a trap when the virtual processor is in nonprivileged or privileged mode and  $PSTATE$ . Eq. 2. At all other times, they are held pending. For more details, see *[Conditioning of Disrupting Traps](#page-437-0)* on page 422.

**SPARC V9** | Since the Oracle SPARC Architecture provides a more general **Compatibility Note** "alternate globals" facility (through use of the GL register) than does SPARC V9, an Oracle SPARC Architecture processor does not implement the SPARC V9 PSTATE.ag bit.

# 5.7.8 Trap Level Register (TL<sup>P</sup>) (PR 7) <u>A1</u>

The privileged Trap Level register (TL; [FIGURE 5-34](#page-87-0)) specifies the current trap level. TL = 0 is the normal (nontrap) level of operation.  $TL > 0$  implies that one or more traps are being processed.

<sup>1.</sup> which sets PSTATE.am to '1', by restoring the value from TSTATE[TL].pstate.am to PSTATE.am



<span id="page-87-0"></span>**FIGURE 5-34** Trap Level Register

The maximum valid value that the TL register may contain is MAXPTL, which is always equal to the number of supported trap levels beyond level 0.

**IMPL. DEP. #101-V9-CS10:** The architectural parameter *MAXPTL* is a constant for each implementation; its legal values are from 2 to 6 (supporting from 2 to 6 levels of saved trap state). In a typical implementation  $MAXPTL = MAXPGL$  (see impl. dep. #401-S10). Architecturally,  $MAXPTL$  must be  $\geq$  2.

In an Oracle SPARC Architecture 2011 implementation, MAXPTL = 2. See [Chapter 12,](#page-432-0) *Traps*, for more details regarding the TL register.

The effect of writing to TL with a WRPR instruction is summarized in [TABLE 5-21](#page-87-1).

<span id="page-87-1"></span>

**TABLE 5-21** Effect of WRPR of Value *x* to Register TL

Writing the TL register with a WRPR instruction does not alter any other machine state; that is, it is *not* equivalent to taking a trap or returning from a trap.



instruction.

# 5.7.9 Processor Interrupt Level (PIL<sup>P</sup>) Register (PR 8) and

The privileged Processor Interrupt Level register (PIL; see [FIGURE 5-35](#page-88-0)) specifies the interrupt level above which the virtual processor will accept an interrupt\_level\_*n* interrupt. Interrupt priorities are mapped so that interrupt level 2 has greater priority than interrupt level 1, and so on. See [TABLE 12-4](#page-442-0) [on page 427](#page-442-0) for a list of exception and interrupt priorities.



<span id="page-88-0"></span>**FIGURE 5-35** Processor Interrupt Level Register

**V9 Compatibility** | On SPARC V8 processors, the level 15 interrupt is considered to **Note** | be nonmaskable, so it has different semantics from other interrupt levels. SPARC V9 processors do not treat a level 15 interrupt differently from other interrupt levels.

# 5.7.10 Global Level Register (**GL<sup>P</sup>)** (PR 16) (A1

The privileged Global Level (GL) register selects which set of global registers is visible at any given time.

[FIGURE 5-36](#page-88-1) illustrates the Global Level register.



<span id="page-88-1"></span>**FIGURE 5-36** Global Level Register, GL

When a trap occurs, GL is stored in TSTATE[TL].gl, GL is incremented, and a new set of global registers (R[1] through R[7]) becomes visible. A DONE or RETRY instruction restores the value of GL from TSTATE[TL].

The valid range of values that the GL register may contain is 0 to MAXPGL, where MAXPGL is one fewer than the number of global register sets available to the virtual processor.

**IMPL. DEP. #401-S10:** The architectural parameter *MAXPGL* is a constant for each implementation; its legal values are from 2 to 7 (supporting from 3 to 8 sets of global registers). In a typical implementation, MAXPGL = MAXPTL (see impl. dep. #101-V9-CS10). Architecturally, MAXPGL must be ≥ 2.

In all Oracle SPARC Architecture 2011 implementations, MAXPGL = 2 (impl. dep. #401-S10).

**IMPL. DEP. #400-S10:** Although GL is defined as a 3-bit register, an implementation may implement any subset of those bits sufficient to encode the values from 0 to MAXPGL for that implementation. If any bits of GL are not implemented, they read as zero and writes to them are ignored.

GL operates similarly to TL, in that it increments during entry to a trap, but the values of GL and TL are independent. That is,  $TL = n$  does not imply that  $GL = n$ , and  $GL = n$  does not imply that  $TL = n$ . Furthermore, there may be a different total number of global levels (register sets) than there are trap levels; that is, MAXPTL and MAXPGL are not necessarily equal.

The GL register can be accessed directly with the RDPR and WRPR instructions (as privileged register number 16). Writing the GL register directly with WRPR will change the set of global registers visible to all instructions subsequent to the WRPR.

In privileged mode, attempting to write a value greater than MAXPGL to the GL register causes MAXPGL to be written to GL.

The effect of writing to GL with a WRPR instruction is summarized in [TABLE 5-22.](#page-89-0)

<span id="page-89-0"></span>**TABLE 5-22** Effect of WRPR to Register GL

		Privilege Level when WRPR Is Executed	
Value $x$ Written with WRPR	Nonprivileged	Privileged	
$x \leq$ MAXPGL		$GL \leftarrow x$	
$x >$ MAXPGL	privileged_opcode exception	$GL \leftarrow$ MAXPGL	

(no exception generated)

Since TSTATE itself is software-accessible, it is possible that when a DONE or RETRY is executed to return from a trap handler, the value of GL restored from TSTATE[TL] will be different from that which was saved into TSTATE[TL] when the trap occurred.

# Instruction Set Overview

Instructions are fetched by the virtual processor from memory and are executed, annulled, or trapped. Instructions are encoded in 4 major formats and partitioned into 11 general categories. Instructions are described in the following sections:

- **[Instruction Execution](#page-90-0)** on page 75.
- **[Instruction Formats](#page-91-0)** on page 76.
- **[Instruction Categories](#page-91-1)** on page 76.

# <span id="page-90-0"></span>6.1 Instruction Execution

The instruction at the memory location specified by the program counter is fetched and then executed. Instruction execution may change program-visible virtual processor and/or memory state. As a side effect of its execution, new values are assigned to the program counter (PC) and the next program counter (NPC).

An instruction may generate an exception if it encounters some condition that makes it impossible to complete normal execution. Such an exception may in turn generate a precise trap. Other events may also cause traps: an exception caused by a previous instruction (a deferred trap), an interrupt or asynchronous error (a disrupting trap), or a reset request (a reset trap). If a trap occurs, control is vectored into a trap table. See [Chapter 12,](#page-432-0) *Traps*, for a detailed description of exception and trap processing.

If a trap does not occur and the instruction is not a control transfer, the next program counter is copied into the PC, and the NPC is incremented by 4 (ignoring arithmetic overflow if any). There are two types of control-transfer instructions (CTIs): delayed and immediate. For a delayed CTI, at the end of the execution of the instruction, NPC is copied into the PC and the target address is copied into NPC. For an immediate CTI, at the end of execution, the target is copied to PC and target + 4 is copied to NPC. In the SPARC instruction set, many CTIs do not transfer control until after a delay of one instruction, hence the term "delayed CTI" (DCTI). Thus, the two program counters provide for a delayed-branch execution model.

For each instruction access and each normal data access, an 8-bit address space identifier (ASI) is appended to the 64-bit memory address. Load/store alternate instructions (see *[Address Space Identifiers](#page-96-1) (ASIs)* [on page 81](#page-96-1)) can provide an arbitrary ASI with their data addresses or can use the ASI value currently contained in the ASI register.

# <span id="page-91-0"></span>6.2 Instruction Formats

Every instruction is encoded in a single 32-bit word. The most typical 32-bit formats are shown in [FIGURE 6-1](#page-91-2). For detailed formats for specific instructions, see individual instruction descriptions in the *[Instructions](#page-108-0)* chapter.

 $op = 00<sub>2</sub>: SETHI, Branches, and ILLTRAP$ 

00			rd	op <sub>2</sub>				imm22	
00	a		cond	op <sub>2</sub>				disp22	
00	a		cond	op <sub>2</sub>	cc1 cc0	p		disp19	
00		a 0	rcond	op <sub>2</sub>	d <sub>16hi</sub>	p	rs1	d <sub>16lo</sub>	
			31 30 29 28 27 25 24 22 21 20 19 18					14 13	$\mathbf 0$

 $op = 01_2$ : CALL



op *= 102 or 112: Arithmetic, Logical, Moves, Tcc, Loads, Stores, Prefetch, and Misc*

1x	rd	op3	rs1	$i=0$	imm_asi	rs2
1x	rd	op3	rs1	$I = I$	simm <sub>13</sub>	
30 29 31		25 24	19 18	14 13 12	:C	

**FIGURE 6-1** Summary of Instruction Formats

# <span id="page-91-2"></span><span id="page-91-1"></span>6.3 Instruction Categories

Oracle SPARC Architecture instructions can be grouped into the following categories:

- Memory access
- Memory synchronization
- Integer arithmetic
- Control transfer (CTI)
- Conditional moves
- Register window management
- State register access
- Privileged register access
- Floating-point operate
- Implementation dependent
- Reserved

These categories are described in the following subsections.

## 6.3.1 Memory Access Instructions

Load, store, load-store, and PREFETCH instructions are the only instructions that access memory. All of the memory access instructions except CASA, CASXA, and Partial Store use either two R registers or an R register and simm13 to calculate a 64-bit byte memory address. For example, Compare and Swap uses a single R register to specify a 64-bit byte memory address. To this 64-bit address, an ASI is appended that encodes address space information.

The destination field of a memory reference instruction specifies the R or F register(s) that supply the data for a store or that receive the data from a load or LDSTUB. For SWAP, the destination register identifies the R register to be exchanged atomically with the calculated memory location. For Compare and Swap, an R register is specified, the value of which is compared with the value in memory at the computed address. If the values are equal, then the destination field specifies the R register that is to be exchanged atomically with the addressed memory location. If the values are unequal, then the destination field specifies the R register that is to receive the value at the addressed memory location; in this case, the addressed memory location remains unchanged. LDFSR/LDXEFSR/ LDXFSR and STFSR/STXFSR are special load and store instructions that load or store the floatingpoint status register, FSR, instead of acting on an R or F register.

The destination field of a PREFETCH instruction (fcn) is used to encode the type of the prefetch.

Memory is byte (8-bit) addressable. Integer load and store instructions support byte, halfword (2 bytes), word (4 bytes), and doubleword/extended-word (8 bytes) accesses. Floating-point load and store instructions support word, doubleword, and quadword memory accesses. LDSTUB accesses bytes, SWAP accesses words, CASA accesses words, and CASXA accesses doublewords. The LDTXA (load twin-extended-word) instruction accesses a quadword (16 bytes) in memory. Block loads and stores access 64-byte aligned data. PREFETCH accesses at least 64 bytes.

**Programming** | For some instructions, by use of simm13, any location in the **Note** lowest or highest 4 Kbytes of an address space can be accessed without the use of a register to hold part of the address.

### 6.3.1.1 Memory Alignment Restrictions

A halfword access must be aligned on a 2-byte boundary, a word access (including an instruction fetch) must be aligned on a 4-byte boundary, an extended-word (LDX, LDXA, STX, STXA) or integer twin word (LDTW, LDTWA, STTW, STTWA ) access must be aligned on an 8-byte boundary,an integer twin-extended-word (LDTXA) access must be aligned on a 16-byte boundary, and a Block Load (LDBLOCKF<sup>D</sup>) or Store (STBLOCKF<sup>D</sup>) access must be aligned on a 64-byte boundary.

A floating-point doubleword access (LDDF, LDDFA, STDF, STDFA) should be aligned on an 8-byte boundary, but is only required to be aligned on a word (4-byte) boundary. A floating-point doubleword access to an address that is 4-byte aligned but not 8-byte aligned may result in less efficient and nonatomic access (causes a trap and is emulated in software (impl. dep. #109-V9-Cs10)), so 8-byte alignment is recommended.

A floating-point quadword access (LDQF, LDQFA, STQF, STQFA) should be aligned on a 16-byte boundary, but is only required to be aligned on a word (4-byte) boundary. A floating-point quadword access to an address that is 4-byte or 8-byte aligned but not 16-byte aligned may result in less efficient and nonatomic access (causes a trap and is emulated in software (impl. dep. #111-V9-Cs10)), so 16 byte alignment is recommended.

An improperly aligned address in a load, store, or load-store instruction causes a mem\_address\_not\_aligned exception to occur, with these exceptions:

- An LDDF or LDDFA instruction accessing an address that is word aligned but not doubleword aligned may cause an LDDF\_mem\_address\_not\_aligned exception (impl. dep. #109-V9-Cs10).
- An STDF or STDFA instruction accessing an address that is word aligned but not doubleword aligned may cause an STDF\_mem\_address\_not\_aligned exception (impl. dep. #110-V9-Cs10).

■ An LDQF or LDQFA instruction accessing an address that is word aligned but not quadword aligned may cause an LDQF\_mem\_address\_not\_aligned exception (impl. dep. #111-V9-Cs10a).

**Implementation** Although the architecture provides for the

**Note** LDQF\_mem\_address\_not\_aligned exception,Oracle SPARC

Architecture 2011 implementations do not currently generate it.

■ An STQF or STQFA instruction accessing an address that is word aligned but not quadword aligned may cause an STQF\_mem\_address\_not\_aligned exception (impl. dep. #112-V9-Cs10a).

**Implementation** | Although the architecture provides for the

**Note** STQF\_mem\_address\_not\_aligned exception, Oracle SPARC Architecture 2011 implementations do not currently generate it.

### 6.3.1.2 Addressing Conventions

An Oracle SPARC Architecture virtual processor uses big-endian byte order for all instruction accesses and, by default, for data accesses. It is possible to access data in little-endian format by use of selected ASIs. It is also possible to change the default byte order for implicit data accesses. See *[Processor State](#page-83-1) (PSTATE<sup>P</sup>)* Register *(PR 6)* on page 68 for more information.<sup>1</sup>

**Big-endian Addressing Convention.** Within a multiple-byte integer, the byte with the smallest address is the most significant; a byte's significance decreases as its address increases. The big-endian addressing conventions are described in [TABLE 6-1](#page-93-0) and illustrated in [FIGURE 6-2.](#page-94-0)

Term	<b>Definition</b>
byte	A load/store byte instruction accesses the addressed byte in both big- and little-endian modes.
halfword	For a load/store halfword instruction, two bytes are accessed. The most significant byte (bits 15-8) is accessed at the address specified in the instruction; the least significant byte (bits 7-0) is accessed at the $address + 1$ .
word	For a load/store word instruction, four bytes are accessed. The most significant byte (bits 31–24) is accessed at the address specified in the instruction; the least significant byte (bits 7-0) is accessed at the address $+3$ .
doubleword or extended word	For a load/store extended or floating-point load/store double instruction, eight bytes are accessed. The most significant byte (bits 63:56) is accessed at the address specified in the instruction; the least significant byte (bits $7:0$ ) is accessed at the address + 7. For the deprecated integer load/store twin word instructions (LDTW, LDTWA <sup>+</sup> , STTW, STTWA), two big-endian words are accessed. The word at the address specified in the instruction corresponds to the even register specified in the instruction; the word at $address + 4$ corresponds to the following odd-numbered register. Note that the LDTXA instruction, which is not an LDTWA operation but does share LDTWA's opcode, is not deprecated.
quadword	For a load/store quadword instruction, 16 bytes are accessed. The most significant byte (bits 127-120) is accessed at the address specified in the instruction; the least significant byte (bits $7-0$ ) is accessed at the $address + 15$ .

<span id="page-93-0"></span>**TABLE 6-1** Big-endian Addressing Conventions

<sup>1.</sup> Readers interested in more background information on big- vs. little-endian can also refer to Cohen, D., "On Holy Wars and a Plea for Peace," *Computer* 14:10 (October 1981), pp. 48-54.



<span id="page-94-0"></span>**FIGURE 6-2** Big-endian Addressing Conventions

**Little-endian Addressing Convention.** Within a multiple-byte integer, the byte with the smallest address is the least significant; a byte's significance increases as its address increases. The little-endian addressing conventions are defined in [TABLE 6-2](#page-95-0) and illustrated in [FIGURE 6-3.](#page-96-2)

<span id="page-95-0"></span>





<span id="page-96-0"></span>**FIGURE 6-3** Little-endian Addressing Conventions

### <span id="page-96-2"></span><span id="page-96-1"></span>6.3.1.3 Address Space Identifiers (ASIs)

Alternate-space load, store, and load-store instructions specify an *explicit* ASI to use for their data access; when  $i = 0$ , the explicit ASI is provided in the instruction's imm\_asi field, and when  $i = 1$ , it is provided in the ASI register.

Non-alternate-space load, store, and load-store instructions use an *implicit* ASI value that depends on the current trap level (TL) and the value of PSTATE.cle. Instruction fetches use an implicit ASI that depends only on the current trap level. The cases are enumerated in [TABLE 6-3.](#page-96-3)

**TABLE 6-3** ASIs Used for Data Accesses and Instruction Fetches

<span id="page-96-3"></span>

<b>Access Type</b>	TL PSTATE.cle ASI Used	
Instruction Fetch		$= 0$ any $\text{ASI\_PRLMARY}$
		$> 0$ any ASI_NUCLEUS*

**TABLE 6-3** ASIs Used for Data Accesses and Instruction Fetches

<b>Access Type</b>	TL	<b>PSTATE.cle ASI Used</b>	
Non-alternate-space	$= 0$ $\Omega$		ASI PRIMARY
Load, Store, or Load-Store			ASI PRIMARY LITTLE
(implicit ASI)	> 0	$\Omega$	ASI NUCLEUS*
			ASI NUCLEUS LITTLE**
Alternate-space Load,	any	any	ASI explicitly specified in the instruction

Store, or Load-Store (subject to privilege-level restrictions)

\* On some early SPARC V9 implementations, ASI\_PRIMARY may have been used for this case.

\*\* On some early SPARC V9 implementations, ASI\_PRIMARY\_LITTLE may have been used for this case.

See also *[Memory Addressing and Alternate Address Spaces](#page-398-0)* on page 383.

ASIs  $00<sub>16</sub> - 7F<sub>16</sub>$  are restricted; only software with sufficient privilege is allowed to access them. An attempt to access a restricted ASI by insufficiently-privileged software results in a privileged\_action exception (impl. dep #103-V9-Ms10(6)). ASIs  $80_{16}$  through FF<sub>16</sub> are unrestricted; software is allowed to access them regardless of the virtual processor's privilege mode, as summarized in [TABLE 6-4](#page-97-0).

<span id="page-97-0"></span>**TABLE 6-4** Allowed Accesses to ASIs

Value	<b>Access Type</b>	<b>Processor Mode</b> (PSTATE.priv)	<b>Result of ASI Access</b>
$00_{16} - 7F_{16}$	Restricted	Nonprivileged (0)	privileged_action exception
		Privileged (1)	Valid access
$80_{16} - FF_{16}$	Unrestricted	Nonprivileged (0)	Valid access
		Privileged (1)	Valid access

**IMPL. DEP. #29-V8:** Some Oracle SPARC Architecture 2011 ASIs are implementation dependent. See TABLE 10-1 [on page 399](#page-414-0) for details.

**V9 Compatibility** | In SPARC V9, many ASIs were defined to be implementation **Note** dependent.

An Oracle SPARC Architecture implementation decodes all 8 bits of ASI specifiers (impl. dep. #30-V8- Cu3).

**V9 Compatibility** | In SPARC V9, an implementation could choose to decode only a **Note** subset of the 8-bit ASI specifier.

#### 6.3.1.4 Separate Instruction Memory

A SPARC V9 implementation may choose to access instruction and data through the same address space and use hardware to keep data and instruction memory consistent at all times. It may also choose to overload independent address spaces for data and instructions and allow them to become inconsistent when data writes are made to addresses shared with the instruction space.

**Programming** | A SPARC V9 program containing self-modifying code should **Note** use FLUSH instruction(s) after executing stores to modify instruction memory and before executing the modified instruction(s), to ensure the consistency of program execution.

## 6.3.2 Memory Synchronization Instructions

Two forms of memory barrier (MEMBAR) instructions allow programs to manage the order and completion of memory references. Ordering MEMBARs induce a partial ordering between sets of loads and stores and future loads and stores. Sequencing MEMBARs exert explicit control over completion of loads and stores (or other instructions). Both barrier forms are encoded in a single instruction, with subfunctions bit-encoded in cmask and mmask fields.

## 6.3.3 Integer Arithmetic and Logical Instructions

The integer arithmetic and logical instructions generally compute a result that is a function of two source operands and either write the result in a third (destination) register R[rd] or discard it. The first source operand is  $R[rs1]$ . The second source operand depends on the *i* bit in the instruction; if  $i = 0$ , then the second operand is  $R[rs2]$ ; if i = 1, then the second operand is the constant simm10, simm11, or simm13 from the instruction itself, sign-extended to 64 bits.

> **Note** | The value of R[0] always reads as zero, and writes to it are ignored.

### 6.3.3.1 Setting Condition Codes

Most integer arithmetic instructions have two versions: one sets the integer condition codes (icc and xcc) as a side effect; the other does not affect the condition codes. A special comparison instruction for integer values is not needed since it is easily synthesized with the "subtract and set condition codes" (SUBcc) instruction. See *[Synthetic Instructions](#page-505-0)* on page 490 for details.

### 6.3.3.2 Shift Instructions

Shift instructions shift an R register left or right by a constant or variable amount. None of the shift instructions change the condition codes.

### 6.3.3.3 Set High 22 Bits of Low Word

The "set high 22 bits of low word of an R register" instruction (SETHI) writes a 22-bit constant from the instruction into bits 31 through 10 of the destination register. It clears the low-order 10 bits and high-order 32 bits, and it does not affect the condition codes. Its primary use is to construct constants in registers.

### 6.3.3.4 Integer Multiply/Divide

The integer multiply instruction performs a  $64 \times 64 \rightarrow 64$ -bit operation; the integer divide instructions perform  $64 \div 64 \rightarrow 64$ -bit operations. For compatibility with SPARC V8 processors,  $32 \times 32 \rightarrow 64$ -bit multiply instructions,  $64 \div 32 \rightarrow 32$ -bit divide instructions, and the Multiply Step instruction are provided. Division by zero causes a division\_by\_zero exception.

### 6.3.3.5 Tagged Add/Subtract

The tagged add/subtract instructions assume tagged-format data, in which the tag is the two loworder bits of each operand. If either of the two operands has a nonzero tag or if 32-bit arithmetic overflow occurs, tag overflow is detected. If tag overflow occurs, then TADDcc and TSUBcc set the CCR.icc.v bit; if 64-bit arithmetic overflow occurs, then they set the CCR.xcc.v bit.

The trapping versions (TADDccTV, TSUBccTV) of these instructions are deprecated. See *[Tagged Add](#page-361-0)* [on page 346](#page-361-0) and *[Tagged Subtract](#page-366-0)* on page 351 for details.

## 6.3.4 Control-Transfer Instructions (CTIs)

The basic control-transfer instruction types are as follows:

- Conditional branch (Bicc, BPcc, BPr, FBfcc, FBPfcc)
- Compare and Branch (C\*Bcond)
- Unconditional branch
- Call and link (CALL)
- Jump and link (JMPL, RETURN)
- Return from trap (DONE, RETRY)
- Trap (Tcc)
- ■

A control-transfer instruction functions by changing the value of the next program counter (NPC) or by changing the value of both the program counter (PC) and the next program counter (NPC). When only NPC is changed, the effect of the transfer of control is delayed by one instruction. Most control transfers are of the delayed variety. The instruction following a delayed control-transfer instruction is said to be in the *delay slot* of the control-transfer instruction.

Some control transfer instructions (branches) can optionally annul, that is, not execute, the instruction in the delay slot, based on the setting of an *annul bit* in the instruction. The effect of the annul bit depends upon whether the transfer is taken or not taken and whether the branch is conditional or unconditional. Annulled delay instructions neither affect the program-visible state, nor can they cause a trap.



[TABLE 6-5](#page-99-0) defines the value of the program counter and the value of the next program counter after execution of each instruction. Conditional branches have two forms: branches that test a condition (including branch-on-register), represented in the table by Bcc, and branches that are unconditional, that is, always or never taken, represented in the table by BA and BN, respectively. The effect of an annulled branch is shown in the table through explicit transfers of control, rather than by fetching and annulling the instruction.

<span id="page-99-0"></span>







The effective address, "EA" in [TABLE 6-5](#page-99-0), specifies the target of the control-transfer instruction. The effective address is computed in different ways, depending on the particular instruction.

- **PC-relative effective address** A PC-relative effective address is computed by sign extending the instruction's immediate field to 64-bits, left-shifting the word displacement by 2 bits to create a byte displacement, and adding the result to the contents of the PC.
- **Register-indirect effective address** If i = 0, a register-indirect effective target address is R[rs1] + R[rs2]. If i = 1, a register-indirect effective target address is R[rs1] + **sign\_ext**(simm13).
- **Trap vector effective address** A trap vector effective address first computes the software trap number as the least significant 7 or 8 bits of  $R[rs1] + R[rs2]$  if  $i = 0$ , or as the least significant 7 or 8 bits of  $R[rs1] + imm\_trap\#$  if i = 1. Whether 7 or 8 bits are used depends on the privilege level — 7 bits are used in nonprivileged mode and 8 bits are used in privileged mode. The trap level, TL, is incremented. The hardware trap type is computed as 256 + the software trap number and stored in TT[TL]. The effective address is generated by combining the contents of the TBA register with the trap type and other data; see *[Trap Processing](#page-447-0)* on page 432 for details.
- **Trap state effective address** A trap state effective address is not computed but is taken directly from either TPC[TL] or TNPC[TL].

**SPARC V8** | The SPARC V8 architecture specified that the delay instruction **Compatibility Note** | instruction could not cause any traps. The SPARC V9 was always fetched, even if annulled, and that an annulled architecture does not require the delay instruction to be fetched if it is annulled.

#### 6.3.4.1 Conditional Branches

П

A conditional branch transfers control if the specified condition is TRUE. If the annul bit is 0, the instruction in the delay slot is always executed. If the annul bit is 1, the instruction in the delay slot is executed only when the conditional branch is taken.

> **Note** | The annuling behavior of a taken conditional branch is different from that of an unconditional branch.

### 6.3.4.2 Unconditional Branches

An unconditional branch transfers control unconditionally if its specified condition is "always"; it never transfers control if its specified condition is "never." If the annul bit is 0, then the instruction in the delay slot is always executed. If the annul bit is 1, then the instruction in the delay slot is *never* executed.

> **Note** | The annul behavior of an unconditional branch is different from that of a taken conditional branch.

### 6.3.4.3 CALL and JMPL Instructions

The CALL instruction writes the contents of the PC, which points to the CALL instruction itself, into R[15] (*out* register 7) and then causes a delayed transfer of control to a PC-relative effective address. The value written into R[15] is visible to the instruction in the delay slot.

The JMPL instruction writes the contents of the PC, which points to the JMPL instruction itself, into R[rd] and then causes a register-indirect delayed transfer of control to the address given by "R[rs1] + R[rs2]" or "R[rs1] + a signed immediate value." The value written into R[rd] is visible to the instruction in the delay slot.

When  $PSTATE$ .am = 1, the value of the high-order 32 bits transmitted to  $R[15]$  by the CALL instruction or to R[rd] by the JMPL instruction is zero.

### 6.3.4.4 RETURN Instruction

The RETURN instruction is used to return from a trap handler executing in nonprivileged mode. RETURN combines the control-transfer characteristics of a JMPL instruction with R[0] specified as the destination register and the register-window semantics of a RESTORE instruction.

### 6.3.4.5 DONE and RETRY Instructions

The DONE and RETRY instructions are used by privileged software to return from a trap. These instructions restore the machine state to values saved in the TSTATE register stack.

RETRY returns to the instruction that caused the trap in order to reexecute it. DONE returns to the instruction pointed to by the value of NPC associated with the instruction that caused the trap, that is, the next logical instruction in the program. DONE presumes that the trap handler did whatever was requested by the program and that execution should continue.

### 6.3.4.6 Trap Instruction (Tcc)

The Tcc instruction initiates a trap if the condition specified by its cond field matches the current state of the condition code specified in its cc field; otherwise, it executes as a NOP. If the trap is taken, it increments the TL register, computes a trap type that is stored in TT[TL], and transfers to a computed address in a trap table pointed to by a trap base address register.

A Tcc instruction can specify one of 256 software trap types (128 when in nonprivileged mode). When a Tcc is taken, 256 plus the 7 (in nonprivileged mode) or 8 (in privileged mode) least significant bits of the Tcc's second source operand are written to TT[TL]. The only visible difference between a software trap generated by a Tcc instruction and a hardware trap is the trap number in the TT register. See [Chapter 12,](#page-432-0) *Traps*, for more information.

**Programming** | Tcc can be used to implement breakpointing, tracing, and calls **Note** to privileged or hyperprivileged software. Tcc can also be used for runtime checks, such as out-of-range array index checks or integer overflow checks.

### 6.3.4.7 DCTI Couples **E2**

A delayed control transfer instruction (DCTI) in the delay slot of another DCTI is referred to as a "DCTI couple". The use of DCTI couples is deprecated in the Oracle SPARC Architecture; no new software should place a DCTI in the delay slot of another DCTI, because on future Oracle SPARC Architecture implementations DCTI couples may execute either slowly or differently than the programmer assumes it will.

**SPARC V8 and** | The SPARC V8 architecture left behavior undefined for a DCTI **SPARC V9 Compatibility**  $\vert$  case, but as of UltraSPARC Architecture 2005, use of DCTI couples **Note** couple. The SPARC V9 architecture defined behavior in that *was deprecated*. Software should not expect high performance from DCTI couples, and performance of DCTI couples should be expected to decline further in future processors.

**Programming** | As noted in TABLE 6-5 [on page 84](#page-99-0), an annulled branch-always **Note** (branch-always with  $a = 1$ ) instruction is not architecturally a DCTI. However, since not all implementations make that distinction, for optimal performance, a DCTI should not be placed in the instruction word immediately following an annulled branch-always instruction (BA,A or BPA,A).

### <span id="page-102-0"></span>6.3.5 Conditional Move Instructions

This subsection describes two groups of instructions that copy or move the contents of any integer or floating-point register.

**MOVcc and FMOVcc Instructions.** The MOVcc and FMOVcc instructions copy the contents of any integer or floating-point register to a destination integer or floating-point register if a condition is satisfied. The condition to test is specified in the instruction and can be any of the conditions allowed in conditional delayed control-transfer instructions. This condition is tested against one of the six sets of condition codes (icc, xcc, fcc0, fcc1, fcc2, and fcc3), as specified by the instruction. For example:

fmovdg %fcc2, %f20, %f22

moves the contents of the double-precision floating-point register %f20 to register %f22 if floatingpoint condition code number 2 (fcc2) indicates a greater-than relation (FSR.fcc2 = 2). If fcc2 does not indicate a greater-than relation (FSR.fcc2  $\neq$  2), then the move is not performed.

The MOVcc and FMOVcc instructions can be used to eliminate some branches in programs. In most implementations, branches will be more expensive than the MOVcc or FMOVcc instructions. For example, the C statement:

```
if (A > B) X = 1; else X = 0;
```
can be coded as



to eliminate the need for a branch.

<span id="page-103-2"></span>**MOVr and FMOVr Instructions.** The MOVr and FMOVr instructions allow the contents of any integer or floating-point register to be moved to a destination integer or floating-point register if the contents of a register satisfy a specified condition. The conditions to test are enumerated in [TABLE 6-6](#page-103-1).

<span id="page-103-1"></span>



Any of the integer registers (treated as a signed value) may be tested for one of the conditions, and the result used to control the move. For example,

movrnz %i2, %l4, %l6

moves integer register %l4 to integer register %l6 if integer register %i2 contains a nonzero value.

<span id="page-103-0"></span>MOVr and FMOVr can be used to eliminate some branches in programs or can emulate multiple unsigned condition codes by using an integer register to hold the result of a comparison.

### 6.3.6 Register Window Management Instructions

This subsection describes the instructions that manage register windows in the Oracle SPARC Architecture. The privileged registers affected by these instructions are described in *[Register-Window](#page-76-1) [PR State Registers](#page-76-1)* on page 61.

#### 6.3.6.1 SAVE Instruction

The SAVE instruction allocates a new register window and saves the caller's register window by incrementing the CWP register.

If CANSAVE = 0, then execution of a SAVE instruction causes a window spill exception, that is, one of the *spill\_n\_<normal\ other>* exceptions.

If CANSAVE  $\neq$  0 but the number of clean windows is zero, that is,  $(CLEANWIN - CANRESTORE) = 0$ , then SAVE causes a *clean\_window* exception.

If SAVE does not cause an exception, it performs an ADD operation, decrements CANSAVE, and increments CANRESTORE. The source registers for the ADD operation are from the old window (the one to which CWP pointed before the SAVE), while the result is written into a register in the new window (the one to which the incremented CWP points).

#### 6.3.6.2 RESTORE Instruction

The RESTORE instruction restores the previous register window by decrementing the CWP register.

If CANRESTORE = 0, execution of a RESTORE instruction causes a window fill exception, that is, one of the fill\_*n\_*<normal|other> exceptions.

If RESTORE does not cause an exception, it performs an ADD operation, decrements CANRESTORE, and increments CANSAVE. The source registers for the ADD are from the old window (the one to which CWP pointed before the RESTORE), and the result is written into a register in the new window (the one to which the decremented CWP points).



switch to a new or previous register window.

### 6.3.6.3 SAVED Instruction

SAVED is a privileged instruction used by a spill trap handler to indicate that a window spill has completed successfully. It increments CANSAVE and decrements either OTHERWIN or CANRESTORE, depending on the conditions at the time SAVED is executed.

See *SAVED* [on page 309](#page-324-0) for details.

### 6.3.6.4 RESTORED Instruction

RESTORED is a privileged instruction, used by a fill trap handler to indicate that a window has been filled successfully. It increments CANRESTORE and decrements either OTHERWIN or CANSAVE, depending on the conditions at the time RESTORED is executed. RESTORED also manipulates CLEANWIN, which is used to ensure that no address space's data become visible to another address space through windowed registers.

See *RESTORED* [on page 302](#page-317-0) for details.

### 6.3.6.5 Flush Windows Instruction

The FLUSHW instruction flushes all of the register windows, except the current window, by performing repetitive spill traps. The FLUSHW instruction causes a spill trap if any register window (other than the current window) has valid contents. The number of windows with valid contents is computed as:

N\_REG\_WINDOWS –2– CANSAVE

If this number is nonzero, the FLUSHW instruction causes a spill trap. Otherwise, FLUSHW has no effect. If the spill trap handler exits with a RETRY instruction, the FLUSHW instruction continues causing spill traps until all the register windows except the current window have been flushed.

## 6.3.7 Ancillary State Register (ASR) Access

The read/write state register instructions access program-visible state and status registers. These instructions read/write the state registers into/from R registers. A read/write Ancillary State register instruction is privileged only if the accessed register is privileged.

The supported RDasr and WRasr instructions are described in *[Ancillary State Registers](#page-63-0)* on page 48.

## 6.3.8 Privileged Register Access

The read/write privileged register instructions access state and status registers that are visible only to privileged software. These instructions read/write privileged registers into/from R registers. The read/write privileged register instructions are privileged.

## 6.3.9 Floating-Point Operate (FPop) Instructions

Floating-point operate instructions (FPops) compute a result that is a function of one , two, or three source operands and place the result in one or more destination F registers, with one exception: floating-point compare operations do not write to an F register but instead update one of the fcc*n* fields of the FSR.

The term "FPop" refers to instructions in the FPop1, FMAf, and FPop2 opcode spaces. FPop instructions do not include FBfcc instructions, loads and stores between memory and the F registers, or non-floating-point operations that read or write F registers.

The FMOVcc instructions function for the floating-point registers as the MOVcc instructions do for the integer registers. See *[MOVcc and FMOVcc Instructions](#page-102-0)* on page 87.

The FMOVr instructions function for the floating-point registers as the MOVr instructions do for the integer registers. See *[MOVr and FMOVr Instructions](#page-103-2)* on page 88.

If no floating-point unit is present or if  $PSTATE.pef = 0$  or  $FPRS.fef = 0$ , then any instruction, including an FPop instruction, that attempts to access an FPU register generates an fp\_disabled exception.

All FPop instructions clear the ftt field and set the cexc field unless they generate an exception. Floating-point compare instructions also write one of the fcc*n* fields. All FPop instructions that can generate IEEE exceptions set the cexc and aexc fields unless they generate an exception. FABS<s|d|q>, FMOV<s|d|q>, FMOVcc<s|d|q>, FMOVr<s|d|q>, and FNEG<s|d|q> cannot generate IEEE exceptions, so they clear cexc and leave aexc unchanged.

**IMPL. DEP. #3-V8:** An implementation may indicate that a floating-point instruction did not produce a correct IEEE Std 754-1985 result by generating an fp\_exception\_other exception with FSR.ftt = unfinished\_FPop. In this case, software running in a mode with greater privileges must emulate any functionality not present in the hardware.

See ftt = *2* (*[unfinished\\_FPop\)](#page-60-0)* on page 45 to see which instructions can produce an fp\_exception\_other exception (with FSR.ftt = unfinished\_FPop).

## 6.3.10 Implementation-Dependent Instructions

The SPARC V9 architecture provided two instruction spaces that are entirely implementation dependent: IMPDEP1 and IMPDEP2 .

In the Oracle SPARC Architecture, the IMPDEP1 opcode space is used by many VIS instructions. The IMPDEP2B opcode space is primarily used for implementation of floating-point multiply-add/ multiply-subtract instructions. The remaining opcodes in IMPDEP1 and IMPDEP2 are now marked as reserved opcodes.

## 6.3.11 Reserved Opcodes and Instruction Fields

If a conforming Oracle SPARC Architecture 2011 implementation attempts to execute an instruction bit pattern that is not specifically defined in this specification, it behaves as follows:

- If the instruction bit pattern encodes an implementation-specific extension to the instruction set, that extension is executed.
- If the instruction does not encode an extension to the instruction set, then the instruction bit pattern is invalid and causes an *illegal\_instruction* exception.

See [Appendix A,](#page-474-0) *Opcode Maps*, for an enumeration of the reserved instruction bit patterns (opcodes).

**Programming** | For software portability, software (such as assemblers, static **Note** compilers, and dynamic compilers) that generates SPARC instructions must always generate zeroes in instruction fields marked "reserved" ("—").
## Instructions

*Oracle SPARC Architecture 2011* extends the standard SPARC V9 instruction set with additional classes of instructions:

- Enhanced functionality:
	- Instructions for alignment (*[Align Address](#page-129-0)* on page 114)
	- Array handling (*[Three-Dimensional Array Addressing](#page-132-0)* on page 117)
	- Byte-permutation instructions (*[Byte Mask and Shuffle](#page-137-0)* on page 122 and *CMASK* [on page 136\)](#page-151-0)
	- Edge handling (*[Edge Handling Instructions](#page-161-0)* on pages [146](#page-161-0) and [147](#page-162-0))
	- Logical operations on floating-point registers (F *[Register Logical Operate \(1 operand\)](#page-228-0)* on page 213)
	- Partitioned arithmetic (*[Partitioned Add](#page-211-0)* on page 196, *[Partitioned Add with Saturation](#page-214-0)* on page 199, *or* PSTATE*.*pef *[= 0Partitioned Subtract](#page-222-0)* on page 207, and *[Partitioned Subtract with Saturation](#page-225-0)* on page 210)
	- Pixel manipulation (*FEXPAND* [on page 160,](#page-175-0) *FPACK* [on page 192,](#page-207-0) and *[or](#page-221-0)* PSTATE*.*pef *[= 0FPMERGE](#page-221-0)* on page 206)
- Efficient memory access
	- Partial store (*DAE\_invalid\_asi eDAE\_invalid\_asi [eStore Partial Floating-Point](#page-347-0)* on page 332)
	- Short floating-point loads and stores (*[Store Short Floating-Point](#page-350-0)* on page 335)
	- Block load and store (*Block Load* [on page 230](#page-245-0) and *Block Store* [on page 322](#page-337-0))
- Efficient interval arithmetic: SIAM (*[Set Interval Arithmetic Mode](#page-330-0)* on page 315) and all instructions that reference GSR.im
- Floating-point Multiply-Add and Multiply-Subtract (FMA) instructions (*[Floating-Point Multiply-Add](#page-185-0) [and Multiply-Subtract \(fused\)](#page-185-0)* on page 170
- Direct moves between integer and floating-point registers: *[Move Floating-Point Register to Integer](#page-286-0) Register* [on page 271](#page-286-0) and *[Move Integer Register to Floating-Point Register](#page-287-0)* on page 272

[TABLE 7-2](#page-110-0) provides a quick index of instructions, alphabetically by architectural instruction name.

TABLE 7-4 summarizes the instruction set, listed within functional categories.

Within these tables and throughout the rest of this chapter, and in [Appendix A,](#page-474-0) *Opcode Maps*, certain opcodes are marked with mnemonic superscripts. The superscripts and their meanings are defined in TABLE 7-1.

<b>Superscript</b>	<b>Meaning</b>
D	Deprecated instruction (do not use in new software)
$H_{dis}$	Privileged action if in nonprivileged or privileged mode and access is disabled
N	Nonportable instruction
P	Privileged instruction
$P_{ASI}$	Privileged action if bit 7 of the referenced ASI is 0
$P_{ASR}$	Privileged instruction if the referenced ASR register is privileged
$P_{dis}$	Privileged action if in nonprivileged mode (PSTATE.priv = $0$ ) and nonprivileged access is disabled

**TABLE 7-1** Instruction Superscripts

<span id="page-110-0"></span>**TABLE 7-2** *Oracle SPARC Architecture 2011 Instruction Set - Alphabetical (1 of 2)*

Page	Instruction	Page	Instruction	Page	Instruction
107	ADD (ADDcc)	$\overline{215}$	FAND < s   d	199	$FPADDS<16,32>[S]^N$
107	ADDC (ADDCcc)	152	FBfcc <sup>D</sup>	157	<b>FPCMP</b>
108	ADDXC (ADDXCcc) <sup>N</sup>	154	FBPfcc	203	<b>FPCMPU</b>
108	ADDXC (ADDXCcc) <sup>N</sup>	156	FCHKSM16		
109	AES_DROUND<01   23>[_LAST]	157	FCMP < s   d   q >	$205\,$	FPMADDX[HI]
109	AES_EROUND<01   23>[_LAST]	157	FCMPE < s   d   q >	206	<b>FPMERGE</b>
112	AES_KEXPAND0	159	FDIV < s   d   q >	207	FPSUB64
109	AES_KEXPAND1	185	FdMULq	207	FPSUB<16,32>[S]
112	AES_KEXPAND2	160	<b>FEXPAND</b>	210	FPSUBS<16,32>[S]
114	ALIGNADDRESS[_LITTLE]	161	FHADD < s   d >	216	FS <ll ra="" rl=""  ="">&lt;16   32&gt;</ll>
115	<b>ALLCLEAN</b>	162	FHSUB <s d=""  =""></s>	185	FsMULd
115	AND (ANDcc)	163	FiTO < s   d   q >	218	FSQRT < s   d   q >
$115\,$	ANDN (ANDNcc)	164	FLCMP{s,d}	214	FSRC<1   2> <s d=""  =""></s>
117	ARRAY<8   16   32>	166	<b>FLUSH</b>	222	FSUB < s   d   q >
120	Bicc	169	<b>FLUSHW</b>	215	FXNOR < s   d
122	<b>BMASK</b>	170	FMADD(s,d)	215	FXOR < s   d
123	${\rm BPCc}$	172	FMEAN16	223	FxTO < s   d   q >
125	BPr	174	FMOV < s   d   q	213	FZERO <s d=""  =""></s>
122	<b>BSHUFFLE</b>	175	FMOV <s d="" q=""  ="">cc</s>		
127	CALL	179	FMOV < s   d   q > R	224	<b>ILLTRAP</b>
128	$\mathsf{CAMELLIA}\_\mathsf{F}^{\mathsf{N}}$	170	FMSUB(s,d)	225	<b>INVALW</b>
130	CAMELLIA_FL <sup>N</sup>	185	FMUL < s   d   q	226	<b>JMPL</b>
130	CAMELLIA_FLI <sup>N</sup>	181	FMUL8[SU   UL]x16		
131	CASAPASI	181	FMUL8x16		
131	<b>CASXAPASI</b>	181	FMUL8x16[AU   AL]		
133	CBcond	181	FMULD8[SU   UL]x16		
136	CMASK < 8116132 > N	186	<b>FNADD</b>	230	<b>LDBLOCKFD</b>
138	CRC32C <sup>N</sup>	215	FNAND <s d=""  =""></s>	233	<b>LDDF</b>
142	$DES$ <sub>IP</sub> N	188	FNEG <sl d q=""></sl>	235	LDDFA <sup>PASI</sup>
142	$DES_$ IIP $N$	189	FNHADD <s d=""  =""></s>	233	LDF
142	$DES$ _KEXPAND <sup>N</sup>	170	FNMADD <s d=""  =""></s>	235	LDFA <sup>PASI</sup>
140	DES_ROUND <sup>N</sup>	170	FNMSUB <s d=""  =""></s>	238	LDFSR <sup>D</sup>
144	DONE <sup>P</sup>	190	FNMUL <s d=""  =""></s>	233	<b>LDQF</b>
146	EDGE<8   16   32>[L]cc	215	FNOR < s   d	235	LDQFA <sup>PASI</sup>
147	EDGE<8   16   32>[L]N	214	FNOT<1   2> <s d=""  =""></s>	227	<b>LDSB</b>
220	F < s   d   q > TO < s   d   q >	190	FNsMULd	228	LDSBA <sup>PASI</sup>
219	F < s   d   q > TOi	213	FONE <s d=""  =""></s>	227	LDSH
219	F < s   d   q > TOx	215	FORNOT<1   2> <s d=""  =""></s>	228	LDSHA <sup>PASI</sup>
149	FABS < s   d   q >	215	FOR < s   d	240	<b>LDSHORTF</b>
150	FADD < s   d   q >	192	FPACK<16   32   FIX>	242	<b>LDSTUB</b>
151	FALIGNDATAg	196	FPADD64	243	LDSTUBA <sup>PASI</sup>
215	FANDNOT<1   2> <s d=""  =""></s>	196	FPADD<16,32>[S]	227	<b>LDSW</b>

**TABLE 7-2** *Oracle SPARC Architecture 2011 Instruction Set - Alphabetical (2 of 2)*

Page	Instruction	Page	Instruction	Page	Instruction
228	LDSWA <sup>PASI</sup>	295	<b>RDPC</b>	337	STTW <sup>D</sup>
249	LDTXA <sup>N</sup>			339	STTWA <sup>D, PASI</sup>
244	$\mathbf{L}\mathbf{D}\mathbf{T}\mathbf{W}^{\mathbf{D}}$			319	<b>STW</b>
246	LDTWA <sup>D, PASI</sup>	298	$RDPR^P$	320	<b>STWAPASI</b>
227	<b>LDUB</b>	295	RDSOFTINT <sup>P</sup>	319	$\text{STX}{}$
228	LDUBA <sup>PASI</sup>	295	RDSTICK_CMPR <sup>P</sup>	320	<b>STXAPASI</b>
227	LDUH	295	RDSTICK <sup>Pdis,Hdis</sup>	341	<b>STXFSR</b>
228	LDUHA <sup>PASI</sup>			342	SUB (SUBcc)
227	<b>LDUW</b>	295	RDTICK <sup>Pdis,Hdis</sup>	342	SUBC (SUBCcc)
228	LDUWA <sup>PASI</sup>	302	RESTORED <sup>P</sup>	344	SWAPA <sup>D, PASI</sup>
227	${\rm LDX}$	300	<b>RESTORE</b> <sup>P</sup>	343	<b>SWAP</b> <sup>D</sup>
228	LDXAPASI	303	<b>RETRY<sup>P</sup></b>	346	TADDcc
251	<b>LDXEFSR</b>	305	<b>RETURN</b>	347	TADDccTV <sup>D</sup>
251	<b>LDXFSR</b>	309	SAVED <sup>P</sup>	348	Tcc
253	<b>LZCNT</b>	307	SAVE <sup>P</sup>	351	<b>TSUBcc</b>
255	$MD5^N$	310	SDIV <sup>D</sup> (SDIVcc <sup>D</sup> )	352	<b>TSUBccTVD</b>
256	<b>MEMBAR</b>	278	<b>SDIVX</b>	353	UDIV <sup>D</sup> (UDIVcc <sup>D</sup> )
259	MONTMUL <sup>N</sup>	312	<b>SETHI</b>	278	<b>UDIVX</b>
263	MONTSQR <sup>N</sup>	313	$SHA1^N$	355	$UMULD$ (UMULcc <sup>D</sup> )
267	MOVcc	313	$SHA256^N$	356	<b>UMULXHI</b>
271	<b>MOVfTOi</b>	313	$SHA512^N$	357	WRASI
272	MOViTOf			357	WRasrPASR
270	<b>MOVr</b>	315	<b>SIAM</b>	357	<b>WRCCR</b>
273	MPMUL <sup>N</sup>				
		316	${\rm SLL}$	357	<b>WRFPRS</b>
278	$\text{MULT}$	316	<b>SLLX</b>	357	WRGSR
279	<b>NOP</b>	318	SMUL <sup>D</sup> (SMULcc <sup>D</sup> )		
280	<b>NORMALW</b>	316	<b>SRA</b>	357	WRPAUSE
281	OR (ORcc)	316	<b>SRAX</b>		
281	ORN (ORNcc)	319	<b>STB</b>		
282	<b>OTHERW</b>	320	STBA <sup>PASI</sup>	536	<b>WRPR</b> <sup>P</sup>
283	<b>PAUSE</b>			357	WRSOFTINT_CLR <sup>P</sup>
284	<b>PDIST<sup>D</sup></b>	322	<b>STBLOCKF</b>	357	WRSOFTINT_SET <sup>P</sup>
285	<b>PDISTN</b>	325	<b>STDF</b>	357	<b>WRSOFTINT</b> <sup>P</sup>
286	POPC	327	STDFA <sup>PASI</sup>	357	WRSTICK_CMPR <sup>P</sup>
288	PREFETCH	325	<b>STF</b>	357	<b>WRSTICK<sup>P</sup></b>
288	PREFETCHA <sup>PASI</sup>	327	STFA <sup>PASI</sup>		
		330	STFSR <sup>D</sup>	357	<b>WRYD</b>
295	<b>RDASI</b>	319	<b>STH</b>		${\bf N}$
295	RDasr <sup>PASR</sup>	320	STHA <sup>PASI</sup>		${\rm N}$
295	<b>RDCCR</b>	332	<b>STPARTIALF</b>		${\bf N}$
295	<b>RDCFR</b>	319	<b>STB</b>	362	XMULX[HI]
295	<b>RDFPRS</b>	325	<b>STQF</b>	363	XNOR (XNORcc)
295	<b>RDGSR</b>	327	STQFA <sup>PASI</sup>	363	XOR (XORcc)
		335	<b>STSHORTF</b>		

Oracle SPARC Architecture instructions are grouped into "feature sets". Each set comprises a collection of architectural features that were introduced at the same time. Those feature sets are listed in the following table:

#### **TABLE 7-3** Oracle SPARC Architecture Feature Sets



#### **TABLE 7-4** Instruction Set - by Functional Category *(1 of 7)*





#### **TABLE 7-4** Instruction Set - by Functional Category *(2 of 7)*



#### **TABLE 7-4** Instruction Set - by Functional Category *(3 of 7)*



#### **TABLE 7-4** Instruction Set - by Functional Category *(4 of 7)*

Instruction	<b>Category and Function</b>	Page	Added in
SMUL <sup>D</sup> (SMULcc <sup>D</sup> )	Signed integer multiply (and modify condition codes)	318	
SUB (SUBcc)	Subtract (and modify condition codes)	342	
SUBC (SUBCcc)	Subtract with carry (and modify condition codes)	342	
TADDcc	Tagged add and modify condition codes (trap on overflow)	346	
TADDccTV <sup>D</sup>	Tagged add and modify condition codes (trap on overflow)	347	
<b>TSUBcc</b>	Tagged subtract and modify condition codes (trap on overflow)	351	
TSUBccTV <sup>D</sup>	Tagged subtract and modify condition codes (trap on overflow)	352	
UDIV <sup>D</sup> (UDIVcc <sup>D</sup> )	Unsigned integer divide (and modify condition codes)	353	
<b>UDIVX</b>	64-bit unsigned integer divide	278	
UMUL <sup>D</sup> (UMULcc <sup>D</sup> )	Unsigned integer multiply (and modify condition codes)	355	
<b>UMULXHI</b>	$64 \times 64$ multiply yielding upper 64 bits of product	356	VIS 3 (2010)
XMULX[HI]	<b>XOR Multiply</b>	362	VIS 3 (2010)
	<b>Integer SIMD (Partitioned) Operations on F Registers</b>		
FMEAN16	16-bit partitioned average	172	VIS 3 (2010)
FPADD	Partitioned integer add	196	VIS 1 (1995), 3
FPADDS	Partitioned integer add with saturation	199	<b>VIS 3 (2010)</b>
FPCMP	Partitioned Compare signed integer values	201	VIS 1 (1995)
<b>FPCMPU</b>	Partitioned Compare unsigned integer values	203	VIS 3 (2010), <b>VIS 3B (2010)</b>
FPSUB<16,32>[S]	Partitioned Integer Subtract	207	VIS 1 (1995)
<b>FPSUBS</b>	Partitioned Integer Subtract with Saturation	210	VIS 3 (2010)
FS <ll ra="" rl=""  ="">&lt;16   32&gt;</ll>	16- or 32-bit partitioned shift, left or right	216	VIS 3 (2010)
	Integer Arithmetic and Logical Operations on F Registers		
FPADD64	Integer add, 64-bit F registers	196	VIS 3B (2010)
FMUL8x16	8x16 partitioned product	181	VIS 1 (1995)
FMUL8x16[AU AL]	8x16 upper/lower a partitioned product	181	VIS 1 (1995)
$\blacksquare$ FMUL8[SU   UL]x16	8x16 upper/lower partitioned product	181	VIS 1 (1995)
FMULD8[SU   UL]x16	8x16 upper/lower partitioned product	181	VIS 1 (1995)
FPMADDX[HI]	64-bit Integer multiply-add (low and high 64 bit results)	205	<b>OSA 2011</b>
FPSUB64	Integer Subtract, 64-bit F registers	196	<b>VIS 3B (2010)</b>
	<b>Miscellaneous Operations on R Registers</b>		
LZCNT	Leading zeroes count, on 64-bit integer register	253	VIS 3 (2010)
POPC	Population count	286	
<b>SETHI</b>	Set high 22 bits of low word of integer register	312	
	<b>Miscellaneous Operations on F Registers</b>		
	Edge handling instructions (and modify condition codes)	146	VIS 1 (1995)
	Edge handling instructions	147	<b>VIS 2 (2001)</b>
	16-bit partitioned checksum	156	VIS 3 (2010)
■ EDGE<8   16   32>[L]cc EDGE<8   16   32>[L]N FCHKSM16 <b>PDIST<sup>D</sup></b>	Pixel component distance	284	VIS 1 (1995)

**TABLE 7-4** Instruction Set - by Functional Category *(5 of 7)*





Instruction	<b>Category and Function</b>	Page	Added in
<b>WRSTICK</b> <sup>P</sup>	Write System Tick register (STICK)	357	
WRSTICK_CMPR <sup>P</sup>	Write System Tick Compare register (STICK_CMPR)	357	
<b>WRY<sup>D</sup></b>	Write Y register	357	

**TABLE 7-4** Instruction Set - by Functional Category *(7 of 7)*

In the remainder of this chapter, related instructions are grouped into subsections. Each subsection contains the following sets of information:

**(1) Instruction Table.** This section of an instruction page lists the instructions that are defined in the subsection, including the values of the field(s) that uniquely identify the instruction(s) and its assembly language syntax. In the rightmost column, Software (alphabetic) and Implementation (numeric) classifications for the instructions are provided. The meaning of the alphabetic Software Classifications is as follows:



**(2) Illustration of Instruction Format(s).** These illustrations show how the instruction is encoded in a 32-bit word in memory. In them, a dash (—) indicates that the field is *reserved* for future versions of the architecture and must be 0 in any instance of the instruction. If a conforming Oracle SPARC Architecture implementation encounters nonzero values in these fields, its behavior is as defined in *[Reserved Opcodes and Instruction Fields](#page-106-0)* on page 91.

**(3) Description.** This subsection describes the operation of the instruction, its features, restrictions, and exception-causing conditions.

**(4) Exceptions.** The exceptions that can occur as a consequence of attempting to execute the instruction(s). Exceptions due to an  $IAE_{\perp}^*$ , and interrupts are not listed because they can occur on any instruction. An instruction not implemented in hardware generates an *illegal\_instruction* exception and therefore will not generate any of the other exceptions listed. Exceptions are listed in order of trap priority (see *[Trap Priorities](#page-447-0)* on page 432), from highest to lowest priority.

**(5) See Also.** A list of related instructions (on selected pages).

 $\blacksquare$ 

**Note** | This specification does not contain any timing information (in either cycles or elapsed time), since timing is always implementation dependent.

# <span id="page-122-0"></span>7.1 Add





#### *Description* If  $i = 0$ , ADD and ADDcc compute "R[rs1] + R[rs2]". If  $i = 1$ , they compute "R[rs1] + **sign\_ext**(simm13)". In either case, the sum is written to R[rd].

ADDC and ADDCcc ("ADD with carry") also add the CCR register's 32-bit carry (icc.c) bit. That is, if  $i = 0$ , they compute "R[rs1] + R[rs2] + icc.c" and if  $i = 1$ , they compute " $R[rs1] + sign\_ext(simm13) + icc.c".$  In either case, the sum is written to  $R[rd]$ .

ADDcc and ADDCcc modify the integer condition codes (CCR.icc and CCR.xcc). Overflow occurs on addition if both operands have the same sign and the sign of the sum is different from that of the operands.

**Programming** | ADDC and ADDCcc read the 32-bit condition codes' carry bit **Note** (CCR.icc.c), not the 64-bit condition codes' carry bit (CCR.xcc.c).

**SPARC V8** | ADDC and ADDCcc were previously named ADDX and **Compatibility** ADDXcc, respectively, in SPARC V8. **Note**

An attempt to execute an ADD, ADDcc, ADDC or ADDCcc instruction when  $i = 0$  and reserved instruction bits 12:5 are nonzero causes an *illegal instruction* exception.

*Exceptions* illegal\_instruction

*See Also* [Add Extended with 64-bit Carry on page 108](#page-123-0)

# <span id="page-123-0"></span>7.2 Add Extended with 64-bit Carry <u>[vɪs ɜ</u>

The ADDXC instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* ADDXC and ADDXCcc ("ADD extended with carry") both compute "R[rs1] + R[rs2] + xcc.c" and write the sum into R[rd].

> In addition, ADDXCcc modifies the integer condition codes (CCR.icc and CCR.xcc). Overflow occurs on addition if both operands have the same sign and the sign of the sum is different from that of the operands.

**Programming** | ADDXC and ADDXCcc can be used in conjunction with MULX **Note** and UMULXHI to speed up large multiword integer multiplication computations.

*Exceptions* None

*See Also* [Add on page 107](#page-122-0)

## <span id="page-124-0"></span>7.3 AES Cryptographic Operations(4operand) **Crypto**

The AES instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The AES instructions support encryption, decryption and key expansion for the Advanced Encryption Standard. This standard is available as FIPS-197 on http://nist.gov. Encryption is performed by looping on a set of primitive functions including SubBytes, ShiftRows, MixColumns, and AddRoundKey. Decryption loops the inverse set of functions which include InvShiftRows, InvSubBytes, AddRoundKey, and InvMixColumns. Key expansion utilizes SubBytes and RotWord functions as well as the XOR operation. A number of temporary variables are used in the functional descriptions below. For example, data\_sb is the result of applying the SubBytes function to the RS2 and RS3 operand.

AES\_EROUND01:

data\_sb{127:0}  $\leftarrow$  SubBytes( $F_D$ [rs2]{63:0} ::  $F_D$ [rs3]{63:0} ) data\_sr{127:0}  $\leftarrow$  ShiftRows( data\_sb{127:0} ); data\_mc{127:0}  $\leftarrow$  Mixcolumns( data\_sr{127:0} );  $F_{\text{D}}$ [rd]{63:0}  $\leftarrow$  AddRoundKey( data\_mc{63:0},  $F_{\text{D}}$ [rs1]{63:0} );

AES\_EROUND23:

data\_sb{127:0}  $\leftarrow$  SubBytes(  $F_{\text{D}}$ [rs2]{63:0} ::  $F_{\text{D}}$ [rs3]{63:0} ); data\_sr{127:0}  $\leftarrow$  ShiftRows( data\_sb{127:0}); data\_mc{127:0}  $\leftarrow$  MixColumns( data\_sr{127:0} );  $F_{\text{D}}[rd]\{63:0\} \leftarrow \text{AddRoundKey}(\text{data\_mc}\{127:64\}, F_{\text{D}}[rs1]\{63:0\});$ 

AES\_DROUND01:

data\_sr{127:0}  $\leftarrow$  InvShiftRows( $F_{\text{D}}$ [rs2]{63:0} ::  $F_{\text{D}}$ [rs3]{63:0} ); data\_sb{127:0}  $\leftarrow$  InvSubBytes( data\_sr{127:0}); data\_ark{63:0}  $\leftarrow$  AddRoundKey( data\_sb{63:0},  $F_{\text{D}}$ [rs1]{63:0});  $F_D[rd]\{63:0\} \leftarrow InvMixColumn(data_{ark}\{63:0\})$ ;

## **AES Crypto (4-operand)**



 $F_D[rd]\{63:32\}$   $\leftarrow$  data\_sb{31:0} **xor**  $F_D[rs1]\{63:32\}$  **xor** rcon{31:0};

 $F_D[rd]{31:0}$  ← data\_sb{31:0} **xor**  $F_D[rs1]{63:32}$  **xor** rcon{31:0} **xor**  $F_D[rs1]{31:0}$ ;

where rcon is a function of imm5, as shown below:



## **AES Crypto (4-operand)**

**Programming** | The AES instructions are components of the overall AES algorithm. To perform an **Note** encryption or decryption, the key must first be expanded. Key expansion is done only once per session key. The expanded keys are then applied to all blocks for that session. In the following example, expanded keys are stored in F0 thru F42, plain text is stored in F52 and F54, F56 and F58 are scratch registers, F60 and F62 hold the cipher text. For each block, the following instruction sequence can be applied for an AES 128 ECB encryption:



If  $CFR.aes = 0$ , an attempt to execute any AES instruction causes a *compatibility\_feature* exception.

**Programming** | Sofware *must* check that CFR.aes = 1 before executing any of these AES **Note** instructions. If  $CFR.aes = 0$ , then software should assume that an attempt to execute one of the AES instruction either (1) will generate an illegal\_instruction exception because it is not implemented in hardware, or (2) will execute, but perform some other operation. Therefore, if  $CFR.aes = 0$ , software should perform the corresponding  $AES$ operation by other means, such as using a software implementation, a crypto coprocessor, or another set of instructions which implement the desired function.

*Exceptions* fp\_disabled

*See Also [AES Cryptographic Operations \(3 operand\)](#page-127-0)* on page 112

## **AES Crypto (3-operand)**

## <span id="page-127-0"></span>7.4 AES CryptographicOperations(3operand) **Crypto**

The AES instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* AES\_KEXPAND0:

data\_sb{31:0}  $\leftarrow$  SubBytes( $F_D$ [rs2]{31:0} );

 $F_D[rd]{63:32} \leftarrow data_s{631:0} \text{ xor } F_D[rs1]{63:32};$ <br> $F_D[rd]{31:0} \leftarrow data_s{631:0} \text{ xor } F_D[rs1]{63:32}$ 

← data\_sb{31:0} **xor**  $F_D$ [rs1]{63:32} **xor**  $F_D$ [rs1]{31:0};

#### AES\_KEXPAND2:

 $F_{\text{D}}$ [rd]{63:32}  $\leftarrow F_{\text{D}}$ [rs2]{31:0} xor  $F_{\text{D}}$ [rs1]{63:32};  $F_{\text{D}}$ [rd]{31:0} ←  $F_{\text{D}}$ [rs2]{31:0} **xor**  $F_{\text{D}}$ [rs1]{63:32} **xor**  $F_{\text{D}}$ [rs1]{31:0};

**Programming** | The AES instructions are components of the overall AES algorithm. To perform an **Note** encryption or decryption, the key must first be expanded. Key expansion is done only once per session key; the expanded keys are then applied to all blocks for that session. The following is an example of key expansion for AES 128. The original keys are loaded into F0 and F2. The expanded keys are stored in F4 thru F42:

> aes\_kexpand1 %f0, %f2, 0x0, %f4 :# w[4], w[5] aes\_kexpand2 %f2, %f4, %f6 !# w[6] , w[7] aes\_kexpand1 %f4, %f6, 0x1, %f8 !# w[8] , w[9] aes\_kexpand2 %f6, %f8, %f10 !# w[10], w[11] aes\_kexpand1 %f8, %f10, 0x2, %f12 !# w[12], w[13] aes\_kexpand2 %f10, %f12, %f14 !# w[14], w[15] aes\_kexpand1 %f12, %f14, 0x3, %f16 :# w[16], w[17] aes\_kexpand2 %f14, %f16, %f18 !# w[18], w[19] aes\_kexpand1 %f16, %f18, 0x4, %f20 !# w[20], w[21] aes\_kexpand2 %f18, %f20, %f22 !# w[22], w[23] aes\_kexpand1 %f20, %f22, 0x5, %f24 !# w[24], w[25] aes\_kexpand2 %f22, %f24, %f26 !# w[26], w[27] aes\_kexpand1 %f24, %f26, 0x6, %f28 !# w[28], w[29] aes\_kexpand2 %f26, %f28, %f30 !# w[30], w[31] aes\_kexpand1 %f28, %f30, 0x7, %f32 !# w[32], w[33] aes\_kexpand2 %f30, %f32, %f34 !# w[34], w[35] aes\_kexpand1 %f32, %f34, 0x8, %f36 !# w[36], w[37] aes\_kexpand2 %f34, %f36, %f38 !# w[38], w[39] aes\_kexpand1 %f36, %f38, 0x9, %f40 !# w[40], w[41] aes\_kexpand2 %f38, %f40, %f42 !# w[42], w[43]

If CFR.aes  $= 0$ , an attempt to execute any AES instruction causes a *compatibility\_feature* exception.

## **AES Crypto (3-operand)**



*See Also [AES Cryptographic Operations \(4 operand\)](#page-124-0)* on page 109

## **ALIGNADDRESS**

# <span id="page-129-0"></span>7.5 Align Address <u>[vɪs ɪ</u>





*Description* ALIGNADDRESS adds two integer values, R[rs1] and R[rs2], and stores the result (with the least significant 3 bits forced to 0) in the integer register R[rd]. The least significant 3 bits of the result are stored in the GSR.align field.

> ALIGNADDRESS\_LITTLE is the same as ALIGNADDRESS except that the two's complement of the least significant 3 bits of the result is stored in GSR.align.

> > **Note** | ALIGNADDRESS\_LITTLE generates the opposite-endian byte ordering for a subsequent FALIGNDATAg operation.

A byte-aligned 64-bit load can be performed as shown below.



If the floating-point unit is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an ALIGNADDRESS or ALIGNADDRESS\_LITTLE instruction causes an fp\_disabled exception.

- *Exceptions* fp\_disabled
- *See Also* [Align Data \(using](#page-166-0) GSR.align) on page 151

<span id="page-130-0"></span>

<span id="page-130-1"></span>



*Description* These instructions implement bitwise logical **and** operations. They compute "R[rs1] **op** R[rs2]" if i = 0, or " $R[rs1]$  op sign\_ext(simm13)" if  $i = 1$ , and write the result into  $R[rd]$ .

### **AND, ANDN**

ANDcc and ANDNcc modify the integer condition codes (icc and xcc). They set the condition codes as follows:

- $\blacksquare$  icc.v, icc.c, xcc.v, and xcc.c are set to 0
- icc.n is copied from bit 31 of the result
- xcc.n is copied from bit 63 of the result
- icc.z is set to 1 if bits 31:0 of the result are zero (otherwise to 0)
- xcc.z is set to 1 if all 64 bits of the result are zero (otherwise to 0)

ANDN and ANDNcc logically negate their second operand before applying the main (**and**) operation.

An attempt to execute an AND, ANDcc, ANDN or ANDNcc instruction when  $i = 0$  and reserved instruction bits 12:5 are nonzero causes an *illegal\_instruction* exception.

*Exceptions* illegal\_instruction

## **ARRAY<8|16|32>**

# <span id="page-132-0"></span>7.8 Three-Dimensional Array Addressing <u>[vɪs ɪ</u>





*Description* These instructions convert three-dimensional (3D) fixed-point addresses contained in R[rs1] to a blocked-byte address; they store the result in R[rd]. Fixed-point addresses typically are used for address interpolation for planar reformatting operations. Blocking is performed at the 64-byte level to maximize external cache block reuse, and at the 64-Kbyte level to maximize TLB entry reuse, regardless of the orientation of the address interpolation. These instructions specify an element size of 8 bits (ARRAY8), 16 bits (ARRAY16), or 32 bits (ARRAY32).

> The second operand, R[rs2], specifies the power-of-2 size of the X and Y dimensions of a 3D image array. The legal values for R[rs2] and their meanings are shown in [TABLE 7-5.](#page-132-1) Illegal values produce undefined results in the destination register, R[rd].

<span id="page-132-1"></span>**TABLE 7-5** 3D R[rs2] Array X and Y Dimensions

$R[rs2]$ Value $(n)$	<b>Number of Elements</b>
	64
1	128
$\mathcal{P}$	256
3	512
	1024
5	2048

**Implementation** | Architecturally, an illegal R[rs2] value (>5) causes the array **Note** instructions to produce undefined results. For historic reference, past implementations of these instructions have ignored  $R[rs2]{63:3}$  and have treated  $R[rs2]$  values of 6 and 7 as if they were 5.

The array instructions facilitate 3D texture mapping and volume rendering by computing a memory address for data lookup based on fixed-point x, y, and z coordinates. The data are laid out in a blocked fashion, so that points which are near one another have their data stored in nearby memory locations.

If the texture data were laid out in the obvious fashion (the  $z = 0$  plane, followed by the  $z = 1$  plane, etc.), then even small changes in z would result in references to distant pages in memory. The resulting lack of locality would tend to result in TLB misses and poor performance. The three versions of the array instruction, ARRAY8, ARRAY16, and ARRAY32, differ only in the scaling of the computed memory offsets. ARRAY16 shifts its result left by one position and ARRAY32 shifts left by two in order to handle 16- and 32-bit texture data.

When using the array instructions, a "blocked-byte" data formatting structure is imposed. The  $N \times N$  $\times$  M volume, where N =  $2^n \times 64$ , M =  $m \times 32$ , 0  $\le n \le 5$ , 1  $\le m \le 16$  should be composed of  $64 \times 64 \times 32$ smaller volumes, which in turn should be composed of  $4 \times 4 \times 2$  volumes. This data structure is optimal for 16-bit data. For 16-bit data, the  $4 \times 4 \times 2$  volume has 64 bytes of data, which is ideal for reducing cache-line misses; the  $64 \times 64 \times 32$  volume will have 256 Kbytes of data, which is good for improving the TLB hit rate. [FIGURE 7-1](#page-133-0) illustrates how the data has to be organized, where the origin

#### **ARRAY<8|16|32>**

 $(0,0,0)$  is assumed to be at the lower-left front corner and the x coordinate varies faster than y than z. That is, when traversing the volume from the origin to the upper right back, you go from left to right, front to back, bottom to top.



<span id="page-133-0"></span>**FIGURE 7-1** Blocked-Byte Data Formatting Structure

The array instructions have 2 inputs:

The  $(x,y,z)$  coordinates are input via a single 64-bit integer organized in R[rs1] as shown in [FIGURE 7-2.](#page-133-1)

	Z integer	Z fraction I		Y integer		Y fraction   X integer			X fraction
63	55 54		44 43		33 32	22 21		10	

<span id="page-133-1"></span>**FIGURE 7-2** Three-Dimensional Array Fixed-Point Address Format

Note that z has only 9 integer bits, as opposed to 11 for x and y. Also note that since (x,y,z) are all contained in one 64-bit register, they can be incremented or decremented simultaneously with a single add or subtract instruction (ADD or SUB).

So for a  $512 \times 512 \times 32$  or a  $512 \times 512 \times 256$  volume, the size value is 3. Note that the x and y size of the volume must be the same. The z size of the volume is a multiple of 32, ranging between 32 and 512.

The array instructions generate an integer memory offset, that when added to the base address of the volume, gives the address of the volume element (voxel) and can be used by a load instruction. The offset is correct only if the data has been reformatted as specified above.

The integer parts of x, y, and z are converted to the following blocked-address formats as shown in [FIGURE 7-3](#page-133-2) for ARRAY8, [FIGURE 7-4](#page-134-0) for ARRAY16, and [FIGURE 7-5](#page-134-1) for ARRAY32.

<b>UPPER</b>					<b>MIDDLE</b>		<b>LOWER</b>			
			$\lambda$			$\lambda$				
20 $+2n$	- $+2n$	$+n$	. –	13	ັ	ັ				

<span id="page-133-2"></span>**FIGURE 7-3** Three-Dimensional Array Blocked-Address Format (ARRAY8)

### **ARRAY<8|16|32>**

		<b>UPPER</b>		<b>MIDDLE</b>				<b>LOWER</b>	C
			$\lambda$			↗			
21 $+2n$	18 +2n	18 $+n$	18	14	10		u	u	U

**FIGURE 7-4** Three-Dimensional Array Blocked-Address Format (ARRAY16)

<span id="page-134-0"></span>

<span id="page-134-1"></span>

The bits above Z upper are set to 0. The number of zeroes in the least significant bits is determined by the element size. An element size of 8 bits has no zeroes, an element size of 16 bits has one zero, and an element size of 32 bits has two zeroes. Bits in  $X$  and  $Y$  above the size specified by R[rs2] are ignored.

**TABLE 7-6** ARRAY8 Description

Result (R[rd]) Bits	Source (R[rs1] Bits	<b>Field Information</b>
1:0	12:11	$X_$ integer $\{1:0\}$
3:2	34:33	Y_integer{1:0}
$\overline{4}$	55	$Z_$ integer $\{0\}$
8:5	16:13	$X_$ integer $\{5:2\}$
12:9	38:35	$Y_$ integer $\{5:2\}$
16:13	59:56	$Z_$ integer $\{4:1\}$
$17 + n - 1:17$	$17 + n - 1:17$	$X_$ integer ${6+n-1:6}$
$17+2n-1:17+n$	$39+n-1:39$	$Y_$ integer ${6+n-1:6}$
$20+2n:17+2n$	63:60	$Z_$ integer $\{8:5\}$
$63:20+2n+1$	n/a	0

In the above description, if *n* = 0, there are 64 elements, so X\_integer{6} and Y\_integer{6} are not defined. That is, result{20:17} equals Z\_integer{8:5}.



The code fragment below shows assembly of components along an interpolated line at the rate of one component per clock.



*Exceptions* None

## <span id="page-135-0"></span>7.9 Branch on Integer Condition Codes (Bicc)





**Programming** | To set the annul (a) bit for Bicc instructions, append ", a" to the **Note** | opcode mnemonic. For example, use "bgu, a label". In the preceding table, braces signify that the  $\%$ , a $\%$  is optional.

Unconditional branches and icc-conditional branches are described below:

**■ Unconditional branches (BA, BN)** — If its annul bit is 0 ( $a = 0$ ), a BN (Branch Never) instruction is treated as a NOP. If its annul bit is  $1(a = 1)$ , the following (delay) instruction is annulled (not executed). In neither case does a transfer of control take place.

BA (Branch Always) causes an unconditional PC-relative, delayed control transfer to the address "PC  $+$   $(4 \times sign\_ext (disp22))$ ". If the annul (a) bit of the branch instruction is 1, the delay instruction is annulled (not executed). If the annul bit is  $0$  ( $a = 0$ ), the delay instruction is executed.

■ **icc-conditional branches** — Conditional Bicc instructions (all except BA and BN) evaluate the 32 bit integer condition codes (icc), according to the cond field of the instruction, producing either a TRUE or FALSE result. If TRUE, the branch is taken, that is, the instruction causes a PC-relative, delayed control transfer to the address "PC + (4 × **sign\_ext**(disp22))". If FALSE, the branch is not taken.

#### **Bicc**

If a conditional branch is taken, the delay instruction is always executed regardless of the value of the annul field. If a conditional branch is not taken and the annul bit is 1 ( $a = 1$ ), the delay instruction is annulled (not executed).

> **Note** | The annul bit has a *different* effect on conditional branches than it does on unconditional branches.

Annulment, delay instructions, and delayed control transfers are described further in [Chapter 6,](#page-90-0) *[Instruction Set Overview](#page-90-0)*.

**Programming** | For optimal performance, a DCTI should not be placed in the **Note** instruction word immediately following an annulled branchalways instruction. For additional information, see *[DCTI](#page-102-0) Couples* [on page 87.](#page-102-0)

If the Trap on Control Transfer feature is implemented (impl. dep.  $\#450-S20$ ), PSTATE.tct = 1, and the Bicc instruction will cause a transfer of control (BA or taken conditional branch), then Bicc generates a control\_transfer\_instruction exception instead of causing a control transfer. When a control\_transfer\_instruction trap occurs, PC (the address of the Bicc instruction) is stored in TPC[TL] and the value of NPC from before the Bicc was executed is stored in TNPC[TL].

Note that BN never causes a control\_transfer\_instruction exception.

*Exceptions* control\_transfer\_instruction (impl. dep. #450-S20)

П

## **BMASK / BSHUFFLE**

# <span id="page-137-0"></span>7.10 Byte Mask and Shuffle <u>wis 2</u>





*Description* BMASK adds two integer registers, R[rs1] and R[rs2], and stores the result in the integer register R[rd]. The least significant 32 bits of the result are stored in the GSR.mask field.

> BSHUFFLE concatenates the two 64-bit floating-point registers  $F<sub>D</sub>[rs1]$  (more significant half) and  $F<sub>D</sub>[rs2]$  (less significant half) to form a 128-bit (16-byte) value. Bytes in the concatenated value are numbered from most significant to least significant, with the most significant byte being byte 0. BSHUFFLE extracts 8 of those 16 bytes and stores the result in the 64-bit floating-point register  $F<sub>D</sub>[rd]$ . Bytes in  $F<sub>D</sub>[rd]$  are also numbered from most to least significant, with the most significant being byte 0. The following table indicates which source byte is extracted from the concatenated value to generate each byte in the destination register,  $F<sub>D</sub>[rd]$ .



If the floating-point unit is not enabled (FPRS.fef  $= 0$  or PSTATE.pef  $= 0$ ) or if no FPU is present, an attempt to execute a BMASK or BSHUFFLE instruction causes an fp\_disabled exception.

*Exceptions* fp\_disabled

*See Also* CMASK on [page 136](#page-151-0)

## <span id="page-138-0"></span>7.11 Branch on Integer Condition Codes with Prediction (BPcc)



† *synonym:* bnz ‡ *synonym:* bz ◊ *synonym:* bgeu ∇ *synonym:* blu



**Programming** | To set the annul (a) bit for BPcc instructions, append ", a" to the **Note** opcode mnemonic. For example, use bgu,a %icc, *label*. Braces in the preceding table signify that the ", a" is optional. To set the branch prediction bit, append to an opcode mnemonic either ",pt" for predict taken or ",pn" for predict not taken. If neither ",  $pt$  " nor ",  $pn$ " is specified, the assembler defaults to ", $pt$  ". To select the appropriate integer condition code, include "%icc" or "%xcc" before the label.

*Description* Unconditional branches and conditional branches are described below.

#### **BPcc**

■ **Unconditional branches (BPA, BPN)** — A BPN (Branch Never with Prediction) instruction for this branch type (op2 = 1) may be used in the SPARC V9 architecture as an instruction prefetch; that is, the effective address (PC +  $(4 \times sign\_ext(disp19))$ ) specifies an address of an instruction that is expected to be executed soon. If the Branch Never's annul bit is  $1 (a = 1)$ , then the following (delay) instruction is annulled (not executed). If the annul bit is  $0(a = 0)$ , then the following instruction is executed. Branch Always always causes a transfer of control, and In no case does Branch Never ever cause a transfer of control to take place.

BPA (Branch Always with Prediction) causes an unconditional PC-relative, delayed control transfer to the address "PC +  $(4 \times sign\_ext$  (disp19))". If the annul bit of the branch instruction is 1  $(a = 1)$ , then the delay instruction is annulled (not executed). If the annul bit is  $0$  ( $a = 0$ ), then the delay instruction is executed.

■ **Conditional branches** — Conditional BPcc instructions (except BPA and BPN) evaluate one of the two integer condition codes (icc or xcc), as selected by cc0 and cc1, according to the cond field of the instruction, producing either a TRUE or FALSE result. If TRUE, the branch is taken; that is, the instruction causes a PC-relative, delayed control transfer to the address "PC  $+(4 \times sign\_ext(disp19))$ ". If FALSE, the branch is not taken.

If a conditional branch is taken, the delay instruction is always executed regardless of the value of the annul (a) bit. If a conditional branch is not taken and the annul bit is  $1$  (a = 1), the delay instruction is annulled (not executed).

> **Note** | The annul bit has a *different* effect on conditional branches than it does on unconditional branches.

The predict bit (p) is used to give the hardware a hint about whether the branch is expected to be taken. A 1 in the p bit indicates that the branch is expected to be taken; a 0 indicates that the branch is expected not to be taken.

Annulment, delay instructions, prediction, and delayed control transfers are described further in Chapter 6, *[Instruction Set Overview](#page-90-0)*.

**Programming** | For optimal performance, a DCTI should not be placed in the **Note** instruction word immediately following an annulled branchalways instruction. For additional information, see *[DCTI](#page-102-0) Couples* [on page 87](#page-102-0).

An attempt to execute a BPcc instruction with  $cc0 = 1$  (a reserved value) causes an *illegal\_instruction* exception.

If the Trap on Control Transfer feature is implemented (impl. dep.  $#450-S20$ ), PSTATE.tct = 1, and the BPcc instruction will cause a transfer of control (BPA or taken conditional branch), then BPcc generates a control\_transfer\_instruction exception instead of causing a control transfer. When a control\_transfer\_instruction trap occurs, PC (the address of the BPcc) is store[d in](#page-310-0) TPC[TL] and the value of NPC from before the BPcc was executed is stored in TNPC[TL].

Note that BPN never causes a control\_transfer\_instruction exception.

*Exceptions* illegal\_instruction control\_transfer\_instruction (impl. dep. #450-S20)

*See Also* [Branch on Integer Register with Prediction \(BPr\) on page 125](#page-140-0)

## <span id="page-140-0"></span>7.12 BranchonIntegerRegisterwithPrediction(BPr)





f Some very early SPARC V9 implementations (circa 1995) ignored the value of bit 28 and executed a BPr instruction even if bit 28 = 1.<br>Since then, all implementations have treated bits 31:30 = 00<sub>2</sub>, bit 28 = 1, and bits implementations of Oracle SPARC Architecture 2011 and later, as a CBcond instruction (see [page 133](#page-148-0)).

**Programming** | To set the annul (a) bit for BPr instructions, append ", a" to the **Note** opcode mnemonic. For example, use "brz,a %i3, *label*." In the preceding table, braces signify that the ", a" is optional. To set the branch prediction bit p, append either ",pt" for predict taken or ",pn" for predict not taken to the opcode mnemonic. If neither ", pt" for  $P$  predict  $\frac{1}{2}$  is specified, the assembler defaults to ", pt".

*Description* These instructions branch based on the contents of R[rs1]. They treat the register contents as a signed integer value.

> A BPr instruction examines all 64 bits of R[rs1] according to the rcond field of the instruction, producing either a TRUE or FALSE result. If TRUE, the branch is taken; that is, the instruction causes a PC-relative, delayed control transfer to the address "PC + (4 × **sign\_ext**(d16hi **::** d16lo))". If FALSE, the branch is not taken.

> If the branch is taken, the delay instruction is always executed, regardless of the value of the annul (a) bit. If the branch is not taken and the annul bit is 1 ( $a = 1$ ), the delay instruction is annulled (not executed).

The predict bit (p) gives the hardware a hint about whether the branch is expected to be taken. If  $p = 1$ , the branch is expected to be taken;  $p = 0$  indicates that the branch is expected not to be taken.

An attempt to execute a BPr instruction when instruction bit  $28 = 1$  or rcond is a reserved value (000<sub>2</sub>) or  $100<sub>2</sub>$ ) causes an *illegal\_instruction* exception.

If the Trap on Control Transfer feature is implemented (impl. dep.  $\#450-S20$ ), PSTATE.tct = 1, and the BPr instruction will cause a transfer of control (taken conditional branch), then BPr generates a control\_transfer\_instruction exception instead of causing a control transfer.

#### **BPr**

Annulment, delay instructions, prediction, and delayed control transfers are described further in Chapter 6, *[Instruction Set Overview](#page-90-0)*.

**Implementation** | If this instruction is implemented by tagging each register value **Note** with an N (negative) bit and Z (zero) bit, the table below can be used to determine if rcond is TRUE:



*Exceptions* illegal\_instruction control\_transfer\_instruction (impl. dep. #450-S20)

*See Also* [Branch on Integer Condition Codes with Prediction \(BPcc\) on page 123](#page-138-0)

# <span id="page-142-0"></span>7.13 Call and Link





*Description* The CALL instruction causes an unconditional, delayed, PC-relative control transfer to address PC + (4 × **sign\_ext**(disp30)). Since the word displacement (disp30) field is 30 bits wide, the target address lies within a range of  $-2^{31}$  to  $+2^{31}$  – 4 bytes. The PC-relative displacement is formed by signextending the 30-bit word displacement field to 62 bits and appending two low-order zeroes to obtain a 64-bit byte displacement.

> The CALL instruction also writes the value of PC, which contains the address of the CALL, into R[15] (*out* register 7).

> When  $PSTATE am = 1$ , the more-significant 32 bits of the target instruction address are masked out (set to 0) before being sent to the memory system and in the address written into R[15]. (closed impl. dep. #125-V9-Cs10)

> If the Trap on Control Transfer feature is implemented (impl. dep.  $\#450-S20$ ) and PSTATE.tct = 1, then CALL generates a control\_transfer\_instruction exception instead of causing a control transfer. When a control\_transfer\_instruction trap occurs, PC (the address of the CALL instruction) is stored in TPC[TL] and the value of NPC from before the CALL was executed is stored in TNPC[TL]. The full 64-bit (nonmasked) PC and NPC values are stored in TPC[TL] and TNPC[TL], regardless of the value of PSTATE.am.

- *Exceptions* control\_transfer\_instruction (impl. dep. #450-S20)
- *See Also* JMPL on [page 226](#page-241-0)

# <span id="page-143-0"></span>7.14 Camellia Operations (4 operand) **Crypto**

The Camellia instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* Camellia is a block cipher that produces a 128-bit output from a 128-bit input under the control of a 128, 192, or 256-bit key. The specifications for Camellia can be found at:

http://info.isl.ntt.co.jp/crypt/eng/camellia/specifications.html

The F function is applied 18 times for a 128-bit key and 24 times for a 192 or 256-bit bit key. Between groups of six F functions, the FL and FLI functions are applied to the upper and lower halves of the data respectively. XOR operations are applied at the beginning and end to complete the cipher. The temporary variable data\_f is used in the functional description below and represents the result of applying the F function to the rs3 data using the rs1 key. The Camellia instructions operate on 64-bit floating-point registers.

CAMELLIA\_F:

data\_f{63:0} ← camellia\_F( data=F<sub>D</sub>[rs3]{63:0} , key=F<sub>D</sub>[rs1]{63:0} );  $F_D[rd]\{63:0\}$  ← data\_f $\{63:0\}$  xor  $F_D[rs2]\{63:0\}$ ;
#### **CAMELLIA 4-operand Op**

**Programming** | The Camellia instructions are components of the overall Camellia algorithm. To **Note** perform an encryption or decryption, software must first expand the key. Key expansion is done only once per session key. The expanded keys are then applied to all blocks for that session. The following instruction sequence is an example of a 128-bit encrypt for one block. The expanded keys are loaded in F0 thru F50. The initial text is loaded in  $F_{D}[54]$  and  $F_{D}[52]$ .



If CFR.camellia = 0, an attempt to execute a CAMELLIA instruction causes a compatibility\_feature exception.

**Programming** | Sofware *must* check that CFR.camellia = 1 before executing any of these CAMELLIA **Note** instructions. If CFR.camellia =  $0$ , then software should assume that an attempt to execute one of the CAMELLIA instruction either (1) will generate an illegal\_instruction exception because it is not implemented in hardware, or (2) will execute, but perform some other operation. Therefore, if CFR.camellia  $= 0$ , software should perform the corresponding CAMELLIA operation by other means, such as using a software implementation, a crypto coprocessor, or another set of instructions which implement the desired function.

*Exceptions* fp\_disabled

*See Also [Camellia Operations \(3 Operand\)](#page-145-0)* on page 130

### <span id="page-145-0"></span>7.15 Camellia Operations (3 Operand) **Crypto**

The Camellia instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The CAMELLIA instructions operate on 64-bit floating-point registers.

CAMELLIA\_FL:  $F_D[rd]{63:0} \leftarrow$  camellia FL( data= $F_D[rs2]{63:0}$ , key= $F_D[rs1]{63:0}$  );

CAMELLIA\_FLI:  $F_D[rd]{63:0} \leftarrow$  camellia FLI( data= $F_D[rs2]{63:0}$ , key= $F_D[rs1]{63:0}$  );

If CFR.camellia  $= 0$ , an attempt to execute a CAMELLIA instruction causes a *compatibility\_feature* exception.

**Programming** | Sofware *must* check that CFR.camellia = 1 before executing either of these **Note** CAMELLIA instructions. If CFR.camellia  $= 0$ , then software should assume that an attempt to execute the instruction instruction either (1) will generate an illegal\_instruction exception because it is not implemented in hardware, or (2) will execute, but perform some other operation. Therefore, if CFR.camellia = 0, software should perform the CAMELLIA operation by other means, such as using a software implementation, a crypto coprocessor, or another set of instructions which implement the desired function.

*Exceptions* fp\_disabled

*See Also [Camellia Operations \(4 operand\)](#page-143-0)* on page 128

### <span id="page-146-0"></span>7.16 Compare and Swap



*Description* Concurrent processes use Compare-and-Swap instructions for synchronization and memory updates. Uses of compare-and-swap include spin-lock operations, updates of shared counters, and updates of linked-list pointers. The last two can use wait-free (nonlocking) protocols.

> The CASXA instruction compares the value in register R[rs2] with the doubleword in memory pointed to by the doubleword address in R[rs1].

- **■** If the values are equal, the value in  $R[rd]$  is swapped with the doubleword pointed to by the doubleword address in R[rs1].
- $\blacksquare$  If the values are not equal, the contents of the doubleword pointed to by R[rs1] replaces the value in R[rd], but the memory location remains unchanged.

The CASA instruction compares the low-order 32 bits of register R[rs2] with a word in memory pointed to by the word address in R[rs1].

- If the values are equal, then the low-order 32 bits of register R[rd] are swapped with the contents of the memory word pointed to by the address in R[rs1] and the high-order 32 bits of register R[rd] are set to 0.
- If the values are not equal, the memory location remains unchanged, but the contents of the memory word pointed to by R[rs1] replace the low-order 32 bits of R[rd] and the high-order 32 bits of register R[rd] are set to 0.

A compare-and-swap instruction comprises three operations: a load, a compare, and a swap. The overall instruction is atomic; that is, no intervening interrupts or deferred traps are recognized by the virtual processor and no intervening update resulting from a compare-and-swap, swap, load, loadstore unsigned byte, or store instruction to the doubleword containing the addressed location, or any portion of it, is performed by the memory system.

A compare-and-swap operation behaves as if it performs a store, either of a new value from R[rd] or of the previous value in memory. The addressed location must be writable, even if the values in memory and R[rs2] are not equal.

If  $i = 0$ , the address space of the memory location is specified in the imm\_asi field; if  $i = 1$ , the address space is specified in the ASI register.

**Exceptions.** An attempt to execute a CASXA or CASA instruction when  $i = 1$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

**Exceptions..** A mem\_address\_not\_aligned exception is generated if the address in R[rs1] is not properly aligned.

In nonprivileged mode (PSTATE.priv  $= 0$ ), if bit 7 of the ASI is 0, CASXA and CASA cause a privileged\_action exception. In privileged mode (PSTATE.priv = 1), if the ASI is in the range  $30_{16}$  to  $7F_{16}$ , CASXA and CASA cause a *privileged\_action* exception.

**Compatibility** | An implementation might cause an exception because of an **Note** error during the store memory access, even though there was no error during the load memory access.

**Programming** Compare and Swap (CAS) and Compare and Swap Extended **Note** (CASX) synthetic instructions are available for "big endian" memory accesses. Compare and Swap Little (CASL) and Compare and Swap Extended Little (CASXL) synthetic instructions are available for "little endian" memory accesses. See *Synthetic Instructions* on page 536 for the syntax of these synthetic instructions.

The compare-and-swap instructions do not affect the condition codes.

The compare-and-swap instructions can be used with any of the following ASIs, subject to the privilege mode rules described for the privileged\_action exception above. Use of any other ASI with these instructions causes a DAE\_invalid\_asi exception.



SWAP on [page 343](#page-358-0)

П

SWAPA on [page 344](#page-359-0)

# 7.17 Compare and Branch





+ Very early SPARC V9 implementations (circa 1995) ignored bit 28 and executed a BPr instruction when bits 31:30 = 00<sub>2</sub>, bit 28 = 1, and<br>bits 24:22 = 011<sub>2</sub> . Later implementations treated that as an *illegal\_instructio* 

#### **CBcond (Compare and Branch)**

*Description* The compare-and-branch instruction compares two integer values, producing a TRUE or FALSE result.

If the comparison evaluates to FALSE, no control transfer (branch) occurs.

If the comparison evaluates to TRUE, the instruction causes a PC-relative, non-delayed transfer of control (branch) to address "PC + (4 × **sign\_ext**(d10\_hi **::** d10\_lo))".

Since the word displacement available in this instruction is 10 bits, a CBcond instruction can target a PC-relative range of −512 to +511 words (-2048 to +2044 bytes).

The first comparison operand is always  $R[rs1]$ . If  $i = 0$ , the second comparison operand is  $R[rs2]$ ; if i = 1, the second comparison operand is **sign\_ext**(simm5).

If  $cc2 = 0$  (the versions of these instructions with "W" in their mnemonic), the comparison is performed between the least-significant 32 bits of the two source operands, using 32-bit arithmetic semantics. If  $cc2 = 1$  (the versions of these instructions with "X" in their mnemonic), the comparison is performed between all 64 bits of the two source operands, using 64-bit arithmetic semantics.

The CBcond instruction does not change architecturally-visible condition codes (the contents of the CCR register). The comparison ("SUBcc-like") component of CBcond produces temporary condition codes, which are evaluated by its branch component, then discarded.

**Programming** | The Compare and Branch (CBcond) instructions operate similarly to an integer **Note** comparison (SUBcc), followed by a conditional branch (Bicc), with a few differences:

- (1) CBcond uses only *temporary* condition codes (CCR is not updated)
- (2) CBcond implements a *non*-delayed control transfer (while Bicc is a dCTI),
- (3) CBcond has a shorter branch range (displacement) than Bicc, and
- (4) CBcond can perform 32- or 64-bit comparisons, while Bicc only tests 32-bit condition codes (BPcc can also test both 32- and 64-bit condition codes)

Given those caveats, then if  $i = 0$ , a CBcond instruction conceptually operates similarly to:

subcc *reg*rs1, *reg*rs2, %g0 !! subcc component; CCR not updated b*cond cc2*, *target* !! branch component; **non**-delayed transfer And if  $i = 1$ , a CB cond instruction conceptually operates similarly to: subcc *reg*rs1, *simm5*, %g0 !! subcc component; CCR not updated b*cond cc2*, *target* !! branch component; **non**-delayed transfer

**Programming** | Because CBcond is a non-delayed control transfer instruction, it has no **Notes** delay slot and no annul bit.

- CBcond neither needs, nor has, a static branch prediction bit.
- It is possible to construct CBcond to produce a non-delayed Branch Always instruction, using CBcond with two zero-value operands and a branch-if-equal condition. When  $i = 0$ ,  $rs1 = rs2$ , CWBE and CXBE are effectively non-delayed "Branch Always" instructions.

• One can compare register contents with zero and branch based on that result by using a CB cond instruction with  $i = 1$  and (imm $5 = 0$ ).

#### **CBcond (Compare and Branch)**



**Implementation** | The concatenation c\_hi :: c\_lo encodes indentical conditions to the cond **Note** | field in other conditional branch instructions.

**Exceptions.** An attempt to execute a CBcond instruction when  $c_0 = 000_2$  causes an illegal\_instruction exception.

If the Trap on Control Transfer feature is implemented (impl. dep.  $#450-S20$ ), PSTATE.tct = 1, and the CBcond instruction will cause a transfer of control (taken conditional branch-and-compare), then CBcond generates a control\_transfer\_instruction exception instead of causing a control transfer. When a control\_transfer\_instruction trap occurs, PC (the address of the CBcond instruction) is stored in TPC[TL] and the value of NPC from before the CBcond was executed is stored in TNPC[TL].

*Exceptions* llegal\_instruction control\_transfer\_instruction (impl. dep. #450-S20)

### **CMASK<8|16|32>**

### 7.18 CMASK <u>[vis 3</u>

The CMASK instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The CMASK instructions compute a 32-bit set of byte-selection indexes and place the result in the mask field of the GSR register.

> For CMASK8, CMASK16, and CMASK32, the input is contained in the least-significant 8, 4, and 2 bits, respectively, of R[rs2]; other bits of R[rs2] are ignored and should be set to 0 by software. The resultant GSR.mask values are listed in TABLE 7-7.

**TABLE 7-7** Source Operand Effect on GSR.mask



**Note** | GSR.mask is generated such that if the corresponding input bit of CMASK in R[rs2] is 0, a subsequent BSHUFFLE instruction will select the corresponding byte from  $F<sub>D</sub>[rs2]$ ; if it is 1, a subsequent BSHUFFLE will select the corresponding byte from  $F<sub>D</sub>[rs1]$ .

#### **CMASK<8|16|32>**

**Programming** | It is envisioned that these instructions will consume the result of **Note** a prior SIMD compare instruction and generate the mask field necessary to allow the BSHUFFLE instruction to perform a conditional move. For example: fcmpgt32 %f0, %f2, %i2 cmask32 %i2 bshuffle %f0, %f2, %f4

An attempt to execute a CMASK instruction when instruction bits 29:25 are nonzero or bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute a CMASK instruction causes an fp\_disabled exception.

- *Exceptions* illegal\_instruction fp\_disabled
- *See Also* [Byte Mask and Shuffle on page 122](#page-137-0) [Partitioned Signed Compare on page 201](#page-216-0) FPCMPU on [page 203](#page-218-0)

#### **CRC32C**

### 7.19 CRC32C Operation (3 operand) **Crypto**

The CR32C instructions is new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, it currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* Accumulate a cyclic redundancy check (CRC) value using the polynomial 11EDC6F41<sub>16</sub> for two 32-bit input data blocks. The specification for this polynomial can be found at: http://www.faqs.org/rfcs/rfc3385.html

> The number of CRC32C instructions needed for a message length M is equal to "(M **mod** 8)" if evenly divisible by 8, or "(M **mod** 8) + 1" otherwise.

> Software assistance is needed calculate the CRC32 value for a message whose length is not evenly divisible by 8. For cases where the remainder is 5, 6, or 7, the CRC32C instruction can be used if the remaining bytes are zeroed. For cases where the remainder is 1, 2, 3, or 4, software must process the last block, as CRC32C will not deliver a useful result.

> The CRC32C algorithm calls for an inversion of the result on the final message block. This final inversion should be added after the final block is processed. See the Programming Note below for an example.

The CRC32C instruction operates on source values read from 64-bit floating-point registers  $F<sub>D</sub>[rs1]$ and  $F<sub>D</sub>[rs2]$ , as follows:



CRC32C: result\_1{31:0}  $\leftarrow$  CRC32c( IV, data1);  $F<sub>D</sub>[rd]{31:0} \leftarrow \text{CRC32c}(\text{result}_1, \text{data2});$  $F_{\text{D}}$ [rd]{63:32}  $\leftarrow 0000 0000_{16}$ ;

#### **CRC32C**

**Programming** | The code example below performs the CRC32C algorithm across 32 bytes (four **Note** doublewords).

> Let data = ( B31 **::** B30 **::** B29 **::** ... **::** B1 **::** B0 ) where B*n* is byte *n*, B31 is the most significant byte, and B0 is the least significant byte Let  $F_D[2] = (B31 :: B30 :: B29 :: B28 :: B27 :: B26 :: B25 :: B24)$ Let  $F_D[4] = (B23 :: B22 :: B21 :: B20 :: B19 :: B18 :: B17 :: B16)$ Let  $F_D[6] = (B15 :: B14 :: B13 :: B12 :: B11 :: B10 :: B9 :: B8)$ Let FD[8] = ( B7 **::** B6 **::** B5 **::** B4 **::** B3 **::** B2 **::** B1 **::** B0 ) foned  $$f0$  !# initial IV = FFFF FFFF<sub>16</sub> crc32c %f0, %f2, %f0 crc32c %f0, %f4, %f0 crc32c %f0, %f6, %f0 crc32c %f0, %f8, %f0 fnot1 %f0, %f0 !# invert for final result

> Upon completion of this code sequence, the final result will be in F[0]{31:0}.

If CFR.crc32c = 0, an attempt to execute a CRC32C instruction causes a compatibility\_feature exception.

*Exceptions* fp\_disabled

### **DES Crypto (4-operand)**

### <span id="page-155-0"></span>7.20 DES CryptographicOperations(4operand) **Crypto**

The DES instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The DES instructions support encryption and decryption for the Data Encryption Standard. This standard is available as FIPS-46 on "http://nist.gov". Encryption and decryption start by applying Initial Permutation function (DES\_IP) to the text. Encryption then loops on the DES round (DES\_ROUND) applying the expanded keys in the forward direction. Decryption loops on the DES round applying the expanded keys in reverse order. Encryption and decryption end by applying the Inverse Initial Permutation function (DES\_IIP). PC-2 for both keys is included in DES\_ROUND. The DES instructions operate on 64-bit floating-point registers.

#### DES\_ROUND:

Perform two rounds of the DES algorithm.

 $F<sub>D</sub>[rs1]$  is the expanded key for the first round.

 $F<sub>D</sub>[rs2]$  is the expanded key for the second round.

 $F<sub>D</sub>[rs3]$  is the text for the first round.

**Programming** | The DES instructions are components of the overall DES

**Note** algorithm. To perform an encryption or decryption, software must first expand the key(s). Key expansion is done only once per session key. Prior to processing a DES block using these instructions, the DES key must go thru PC-1. After that, the PC-1 output is used to create 16 different keys using the shifts described by the DES algorithm. These 16 keys are then applied in pairs to the DES\_ROUND instructions.

Note that these 16 keys are not equivalent to "k1" thru "k16" as described in the spec until PC-2 is applied as part of the DES\_ROUND instruction. The expanded keys are then applied to all blocks for that session.

#### **DES Crypto (4-operand)**

For each block, the following instruction sequence can be used to encrypt or decrypt. Decryption applies the expanded keys in reverse order from encryption. For the following example, the expanded keys are stored in  $F_D[0]$  thru  $F_D[30]$  and text is in  $F<sub>D</sub>[32]$ :



If  $CFR. des = 0$ , an attempt to execute a DES instruction causes a *compatibility\_feature* exception.

**Programming** | Sofware *must* check that CFR.des = 1 before executing any of these DES **Note** instructions. If  $CFR.deg = 0$ , then software should assume that an attempt to execute one of the DES instruction either (1) will generate an illegal\_instruction exception because it is not implemented in hardware, or (2) will execute, but perform some other operation. Therefore, if CFR.des = 0, software should perform the corresponding DES operation by other means, such as using a software implementation, a crypto coprocessor, or another set of instructions which implement the desired function.

*Exceptions* fp\_disabled

*See Also [DES Cryptographic Operations \(2 operand\)](#page-157-0)* on page 142

#### **DES Crypto (2-operand)**

### <span id="page-157-0"></span>7.21 DES Cryptographic Operations (2 operand) **Crypto**

The DES instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The DES instructions operate on 64-bit floating-point registers.

- DES\_IP : Performs the Initial Permutation function on  $F<sub>D</sub>[rs1]$ .  $\text{imm5} = 00000\text{,}$  other values of imm5 cause an *illegal\_instruction* exception.
- DES\_IIP : Performs a 32-bit swap and then the Inverse Initial Permutation function on  $F<sub>D</sub>[rs1]$ .  $\mathsf{imm5} = 00000$ <sub>2</sub>; other values of  $\mathsf{imm5}$  cause an *illegal\_instruction* exception.

#### DES\_KEXPAND:



**Note** algorithm. The DES\_KEXPAND instruction can be used as an alternative to software key expansion. For each session, the following instruction sequence can be used to expand the key.

### **DES Crypto (2-operand)**

In the following example, the original key is in  $F_D[0]$  and the expanded keys are stored in  $F_D[0]$  through  $F_D[30]$ .



If CFR.des = 0, an attempt to execute a DES instruction causes a compatibility\_feature exception.



*See Also [DES Cryptographic Operations \(4 operand\)](#page-155-0)* on page 140

# 7.22 DONE





*Description* The DONE instruction restores the saved state from TSTATE[TL] (GL, CCR, ASI, PSTATE, and CWP), sets PC and NPC, and decrements TL. DONE sets PC ← TNPC[TL] and NPC ← TNPC[TL] +4 (normally, the value of NPC saved at the time of the original trap and address of the instruction immediately after the one referenced by the NPC).

> **Programming** | The DONE and RETRY instructions are used to return from **Notes** privileged trap handlers. Unlike RETRY, DONE ignores the contents of TPC[TL].

If the saved TNPC[TL] was not altered by trap handler software, DONE causes execution to resume immediately *after* the instruction that originally caused the trap (as if that instruction was "done" executing).

Execution of a DONE instruction in the delay slot of a control-transfer instruction produces undefined results.

If software writes invalid or inconsistent state to TSTATE before executing DONE, virtual processor behavior during and after execution of the DONE instruction is undefined.

Note that since PSTATE.tct is automatically set to 0 during entry to a trap handler, execution of a DONE instruction at the end of a trap handler will not cause a *control\_transfer\_instruction* exception unless trap handler software has explicitly set PSTATE.tct to 1. During execution of the DONE instruction, the value of PSTATE.tct is restored from TSTATE.



When  $PSTATEA = 1$ , the more-significant 32 bits of the target instruction address are masked out (set to 0) before being sent to the memory system.

**IMPL. DEP. #417-S10**: If *(1)* TSTATE[TL].pstate.am = 1 and *(2)* a DONE instruction is executed (which sets PSTATE.am to '1' by restoring the value from TSTATE[TL].pstate.am to PSTATE.am), it is implementation dependent whether the DONE instruction masks (zeroes) the more-significant 32 bits of the values it places into PC and NPC.

#### **DONE**

**Exceptions.** In privileged mode (PSTATE.priv = 1), an attempt to execute DONE while  $TL = 0$  causes an *illegal\_instruction* exception. An attempt to execute DONE (in any mode) with instruction bits 18:0 nonzero causes an illegal\_instruction exception.

In nonprivileged mode ( $PSTATE.print = 0$ ), an attempt to execute DONE causes a *privileged\_opcode* exception.

**Implementation** | In nonprivileged mode, *illegal\_instruction* exception due to TL = 0 **Note** does not occur. The privileged\_opcode exception occurs instead, regardless of the current trap level (TL).

If the Trap on Control Transfer feature is implemented (impl. dep.  $\#450-S20$ ) and PSTATE.tct = 1, then DONE generates a control\_transfer\_instruction exception instead of causing a control transfer. When a control\_transfer\_instruction trap occurs, PC (the address of the DONE instruction) is stored in TPC[TL] and the value of NPC from before the DONE was executed is stored in TNPC[TL]. The full 64-bit (nonmasked) PC and NPC values are stored in TPC[TL] and TNPC[TL], regardless of the value of PSTATE.am.

*Exceptions* illegal\_instruction privileged\_opcode control\_transfer\_instruction (impl. dep. #450-S20)

*See Also* [RETRY on page 303](#page-318-0)

### <span id="page-161-0"></span>7.23 Edge Handling Instructions <u>[vɪs ī</u>



† The original assembly language mnemonics for these instructions did not include the "cc" suffix, as appears in the names of all other instructions that set the integer condition codes. The old, non-"cc" mnemonics are deprecated. Over time, assemblers will support the new mnemonics for these instructions. In the meantime, some older assemblers may recognize only the mnemonics, without "cc".



*Description* EDGE8[L]cc, EDGE16[L]cc, and EDGE32[L]cc operate identically to EDGE8[L]N, EDGE16[L]N, and EDGE32[L]N, respectively, but also set the integer condition codes (CCR.xcc and CCR.icc).

> The integer condition codes are set by these instructions the same as a SUBcc instruction with the same operands (see *Subtract* on page 303).

*Exceptions* None

*See Also* EDGE<8|16|32>[L]N on [page 147](#page-162-0)

### <span id="page-162-0"></span>7.24  $\,$  Edge Handling Instructions (no CC)  $_{\rm \overline{VIS\,2}}$





*Description* These instructions handle the boundary conditions for parallel pixel scan line loops, where R[rs1] is the address of the next pixel to render and R[rs2] is the address of the last pixel in the scan line.

> EDGE8LN, EDGE16LN, and EDGE32LN are little-endian versions of EDGE8N, EDGE16N, and EDGE32N, respectively. They produce an edge mask that is bit-reversed from their big-endian counterparts but are otherwise identical. This makes the mask consistent with the mask produced by the *[Partitioned Unsigned Compare](#page-218-0)* on page 203 and consumed by the Partial Store instruction (see DAE\_invalid\_asi *e*DAE\_invalid\_asi *[eStore Partial Floating-Point](#page-347-0)* on page 332) for little-endian data.

> A 2-bit (EDGE32cc), 4-bit (EDGE16cc), or 8-bit (EDGE8cc) pixel mask is stored in the least significant bits of R[rd]. The mask is computed from left and right edge masks as follows:

- 1. The left edge mask is computed from the 3 least significant bits of R[rs1] (see [TABLE 7-8](#page-162-1)) and the right edge mask is computed from the 3 least significant bits of R[rs2] (see [TABLE 7-9](#page-163-0)).
- 2. If 32-bit address masking is **dis**abled (PSTATE.am = 0) (that is, 64-bit addressing is in use) and the most significant 61 bits of R[rs1] are equal to the corresponding bits in R[rs2], R[rd] is set to the right edge mask **and**ed with the left edge mask.
- 3. If 32-bit address masking is **en**abled (PSTATE.am = 1) (that is, 32-bit addressing is in use) and bits 31:3 of R[rs1] match bits 31:3 of R[rs2], R[rd] is set to the right edge mask **and**ed with the left edge mask.
- 4. Otherwise, R[rd] is set to the left edge mask.

[TABLE 7-8](#page-162-1) and [TABLE 7-9](#page-163-0) list edge mask specifications.

Edge	R[rs1] ${2:0}$	Left Edge		
<b>Size</b>		<b>Big Endian</b>	<b>Little Endian</b>	
8	000	1111 1111	1111 1111	
8	001	0111 1111	1111 1110	
8	010	0011 1111	1111 1100	
8	011	0001 1111	1111 1000	
8	100	0000 1111	1111 0000	
8	101	0000 0111	1110 0000	
8	110	0000 0011	1100 0000	

<span id="page-162-1"></span>**TABLE 7-8** Left Edge Mask Specification

#### **EDGE<8|16|32>{L}N**

**TABLE 7-8** Left Edge Mask Specification *(Continued)*



<span id="page-163-0"></span>



*Exceptions* None

*See Also* EDGE<8,16,32>[L]cc on [page 146](#page-161-0)

### 7.25 Floating-Point Absolute Value





*Description* FABS copies the source floating-point register(s) to the destination floating-point register(s), with the

point register quadruples.

sign bit cleared (set to 0). FABSs operates on single-precision (32-bit) floating-point registers, FABSd operates on doubleprecision (64-bit) floating-point register pairs, and FABSq operates on quad-precision (128-bit) floating-

These instructions clear (set to 0) both FSR.cexc and FSR.ftt. They do not round, do not modify FSR.aexc, and do not treat floating-point NaN values differently from other floating-point values.

> **Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute an FABSq instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

An attempt to execute an FABS instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef = 0 or PSTATE.pef = 0) or if no FPU is present, an attempt to execute an FABS instruction causes an fp\_disabled exception.

An attempt to execute an FABSq instruction when  $rs2\{1\} \neq 0$  or  $rd\{1\} \neq 0$  causes an fp\_exception\_other (FSR.ftt = invalid\_fp\_register) exception.

*Exceptions* illegal\_instruction

fp\_disabled  $fp$  exception other (FSR.ftt = invalid  $fp$  register (FABSq only))

# 7.26 Floating-Point Add





*Description* The floating-point add instructions add the floating-point register(s) specified by the rs1 field and the floating-point register(s) specified by the rs2 field. The instructions then write the sum into the floating-point register(s) specified by the rd field.

Rounding is performed as specified by FSR.rd.

**Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute a FADDq instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FADD instruction causes an fp\_disabled exception.

An attempt to execute an FADDq instruction when (rs1{1}  $\neq$  0) or (rs2{1}  $\neq$  0) or (rd{1:0}  $\neq$  0) causes an  $fp$  exception other (FSR.ftt = invalid  $fp$  register) exception.

> **Note**  $|$  An *fp* exception other with FSR.ftt = unfinished FPop can occur if the operation detects unusual, implementation-specific conditions.

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.



*See Also* FMAf on [page 170](#page-185-0)

# 7.27 Align Data (using **GSR.alig**n) **WIS**



† The original architectural name for this instruction was "FALIGNDATA"; the "g" was later appendedfor clarity.



*Description* FALIGNDATAg concatenates two 64-bit floating-point registers  $F<sub>D</sub>[rs1]$  and  $F<sub>D</sub>[rs2]$ , to form a 128-bit (16-byte) intermediate value. The contents of the first source operand form the more-significant 8 bytes of the intermediate value, and the contents of the second source operand form the less significant 8 bytes of the intermediate value. Bytes in the intermediate value are numbered from most significant (byte 0) to least significant (byte 15). Eight bytes are extracted from the intermediate value and stored in the 64-bit floating-point destination register,  $F<sub>D</sub>[rd]$ . GSR.align specifies the number of the most significant byte to extract (and, therefore, the least significant byte extracted is numbered GSR.align+7).

GSR.align is normally set by a previous ALIGNADDRESS instruction.



**FIGURE 7-6** FALIGNDATAg

A byte-aligned 64-bit load can be performed as shown below.



If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FALIGNDATAg instruction causes an fp\_disabled exception.

*Exceptions* fp\_disabled

*See Also* [Align Address on page 114](#page-129-0)

7.28 Branch on Floating-Point Condition Codes (FBfcc)

Opcode	cond	Operation	fcc Test		<b>Assembly Language Syntax</b>	<b>Class</b>
${\rm FBA^D}$	1000	<b>Branch Always</b>	$\mathbf{1}$	$fba\{,a\}$	label	A1
<b>FBND</b>	0000	<b>Branch Never</b>	$\boldsymbol{0}$	$fbn{,a}$	label	A1
FBU <sup>D</sup>	0111	Branch on Unordered	U	$fbu\{, a\}$	label	A1
$\mathsf{FBG}^\mathsf{D}$	0110	Branch on Greater	G	$fbg\{, a\}$	label	A1
FBUG <sup>D</sup>	0101	Branch on Unordered or Greater	G or U	fbug $\{a\}$	label	A1
FBL <sup>D</sup>	0100	Branch on Less	L	fbl, a	label	A1
FBUL <sup>D</sup>	0011	Branch on Unordered or Less	L or U	$fbul\{, a\}$	label	A1
FBLG <sup>D</sup>	0010	Branch on Less or Greater	L or G	$fblg[$ , a}	label	A1
<b>FBNE</b> <sup>D</sup>	0001	Branch on Not Equal	L or G or U	$f$ bne <sup>†</sup> {, a}	label	A1
FBE <sup>D</sup>	1001	Branch on Equal	Ε	$fbe^{\ddagger}$ {, a}	label	A1
<b>FBUE</b> <sup>D</sup>	1010	Branch on Unordered or Equal	E or U	$f$ bue $\{a\}$	label	A1
FBGE <sup>D</sup>	1011	Branch on Greater or Equal	$E$ or $G$	$fbgef, a\}$	label	A1
<b>FBUGE<sup>D</sup></b>	1100	Branch on Unordered or Greater or Equal	E or G or U	fbuge $\{a\}$	label	A1
<b>FBLE</b> <sup>D</sup>	1101	Branch on Less or Equal	$E$ or $L$	$fble[$ , a}	label	A1
<b>FBULE</b> <sup>D</sup>	1110	Branch on Unordered or Less or Equal	E or L or U	fbulel, a	label	A1
FBO <sup>D</sup>	1111	Branch on Ordered	E or L or G	$fbo{,a}$	label	A1

† *synonym:* fbnz ‡ *synonym:* fbz

00	$\sim$ a	cond	$\sim$ ີ	disp22
31 30	29	28 25	$\sim$ 24 ∠∠	$\sim$  <u>_</u>

**Programming** | To set the annul (a) bit for FBfcc instructions, append ", a" to **Note** | the opcode mnemonic. For example, use "fbl,a *label"*. In the preceding table, braces around ", a" signify that ", a" is optional.

*Description* Unconditional and Fcc branches are described below:

■ **Unconditional branches (FBA, FBN)** — If its annul field is 0, an FBN (Branch Never) instruction acts like a NOP. If its annul field is 1, the following (delay) instruction is annulled (not executed) when the FBN is executed. In neither case does a transfer of control take place.

FBA (Branch Always) causes a PC-relative, delayed control transfer to the address "PC  $+(4 \times sign\_ext(disp22))$ " regardless of the value of the floating-point condition code bits. If the annul field of the branch instruction is 1, the delay instruction is annulled (not executed). If the annul (a) bit is 0, the delay instruction is executed.

■ **Fcc-conditional branches** — Conditional FBfcc instructions (except FBA and FBN) evaluate floating-point condition code zero (fcc0) according to the cond field of the instruction. Such evaluation produces either a TRUE or FALSE result. If TRUE, the branch is taken, that is, the instruction causes a PC-relative, delayed control transfer to the address "PC  $+(4 \times sign\_ext(disp22))$ ". If FALSE, the branch is not taken.

#### **FBfcc**

If a conditional branch is taken, the delay instruction is always executed, regardless of the value of the annul (a) bit. If a conditional branch is not taken and the annul bit is 1 ( $a = 1$ ), the delay instruction is annulled (not executed).

> **Note** | The annul bit has a *different* effect on conditional branches than it does on unconditional branches.

Annulment, delay instructions, and delayed control transfers are described further in Chapter 6.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FBfcc instruction causes an fp\_disabled exception.

If the Trap on Control Transfer feature is implemented (impl. dep.  $\#450-S20$ ), PSTATE.tct = 1, and the FBfcc instruction will cause a transfer of control (FBA or taken conditional branch), then FBfcc generates a control\_transfer\_instruction exception instead of causing a control transfer. When a control\_transfer\_instruction trap occurs, PC (the address of the FBfcc instruction) is stored in TPC[TL] and the value of NPC from before the FBfcc was executed is stored in TNPC[TL]. Note that FBN never causes a control\_transfer\_instruction exception.

*Exceptions* fp\_disabled control\_transfer\_instruction (impl. dep. #450-S20)

#### **FBPfcc**

### 7.29 Branch on Floating-Point Condition Codes with Prediction (FBPfcc)







**Programming** | To set the annul (a) bit for FBPfcc instructions, append ", a" to the **Note** opcode mnemonic. For example, use "fbl,a %fcc3, *label*". In the preceding table, braces signify that the ", a" is optional. To set the branch prediction bit, append either ", pt" (for predict taken) or "pn" (for predict not taken) to the opcode mnemonic. If neither  $\!$  ,  $\rm pt$   $\!$  nor  $\!$  ,  $\rm pn$   $\!$  is specified, the assembler defaults to  $\!$  ,  $\rm pt$   $\!$  . To select the appropriate floating-point condition code, include "%fcc0", "%fcc1", "%fcc2", or "%fcc3" before the label.



#### **FBPfcc**

■ **Unconditional branches (FBPA, FBPN)** — If its annul field is 0, an FBPN (Floating-Point Branch Never with Prediction) instruction acts like a NOP. If the Branch Never's annul field is 0, the following (delay) instruction is executed; if the annul (a) bit is 1, the following instruction is annulled (not executed). In no case does an FBPN cause a transfer of control to take place.

FBPA (Floating-Point Branch Always with Prediction) causes an unconditional PC-relative, delayed control transfer to the address "PC +  $(4 \times sign\_ext(disp19))$ ". If the annul field of the branch instruction is 1, the delay instruction is annulled (not executed). If the annul (a) bit is 0, the delay instruction is executed.

■ **Fcc-conditional branches** — Conditional FBPfcc instructions (except FBPA and FBPN) evaluate one of the four floating-point condition codes (fcc0, fcc1, fcc2, fcc3) as selected by cc0 and cc1, according to the cond field of the instruction, producing either a TRUE or FALSE result. If TRUE, the branch is taken, that is, the instruction causes a PC-relative, delayed control transfer to the address "PC  $+$  ( $4 \times$ **sign\_ext** (disp19))". If FALSE, the branch is not taken.

If a conditional branch is taken, the delay instruction is always executed, regardless of the value of the annul (a) bit. If a conditional branch is not taken and the annul bit is  $1$  (a = 1), the delay instruction is annulled (not executed).

**Note** | The annul bit has a *different* effect on conditional branches than it does on unconditional branches.

The predict bit  $(p)$  gives the hardware a hint about whether the branch is expected to be taken. A 1 in the p bit indicates that the branch is expected to be taken. A 0 indicates that the branch is expected not to be taken.

Annulment, delay instructions, and delayed control transfers are described further in [Chapter 6,](#page-90-0) *[Instruction Set Overview](#page-90-0)*.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FBPfcc instruction causes an fp\_disabled exception.

If the Trap on Control Transfer feature is implemented (impl. dep.  $\#450-S20$ ), PSTATE.tct = 1, and the FBPfcc instruction will cause a transfer of control (FBPA or taken conditional branch), then FBPfcc generates a control\_transfer\_instruction exception instead of causing a control transfer. When a control transfer instruction trap occurs, PC (the address of the FBPfcc instruction) is stored in TPC[TL] and the value of NPC from before the FBPfcc was executed is stored in TNPC[TL]. Note that FBPN never causes a control\_transfer\_instruction exception.

*Exceptions* fp\_disabled

control\_transfer\_instruction (impl. dep. #450-S20)

### 7.30 Checksum <u>[vɪs ɜ</u>

The Checksum instruction is new and is not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, it currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





#### *Description* This instruction performs four 16-bit additions between the corresponding integer values contained in its 64-bit source operands ( $F<sub>D</sub>[rs1]$ ,  $F<sub>D</sub>[rs2]$ ). The carry out of each addition is added to the least significant bit of each intermediate sum to produce the final sum.

**Programming** | This is useful for networking applications requiring 16-bit TCP/ **Note** UDP checksums.



#### **FIGURE 7-7** FCHKSM16 Operation

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FCHKSUM16 instruction causes an fp\_disabled exception.

*Exceptions* fp\_disabled

### 7.31 Floating-Point Compare





These instructions compare F[rs1] with F[rs2] , and set the selected floating-point condition code (fcc*n*) as follows



The "?" in the preceding table means that the compared values are unordered. The unordered condition occurs when one or both of the operands to the comparison is a signalling or quiet NaN

The "compare and cause exception if unordered" (FCMPEs, FCMPEd, and FCMPEq) instructions cause an invalid (NV) exception if either operand is a NaN.

#### **FCMP<s|d|q>, FCMPE<s|d|q>**

FCMP causes an invalid (NV) exception if either operand is a signalling NaN.

**V8 Compatibility** | Unlike the SPARC V8 architecture, SPARC V9 and the Oracle **Note** SPARC Architecture do not require an instruction between a floating-point compare operation and a floating-point branch (FBfcc, FBPfcc). SPARC V8 floating-point compare instructions are required to have  $rd = 0$ . In SPARC V9 and the Oracle SPARC Architecture, bits 26 and 25 of the instruction (rd{1:0}) specify the floating-point condition code to be set. Legal SPARC V8 code will work on SPARC V9 and the Oracle SPARC Architecture because the zeroes in the R[rd] field are interpreted as fcc0 and the FBfcc instruction branches based on the value of  $fcc0$ .

An attempt to execute an FCMP instruction when instruction bits 29:27 are nonzero causes an illegal\_instruction exception.

> **Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware the instructions that refer to quad-precision floatingpoint registers. An attempt to execute FCMPq or FCMPEq generates an illegal\_instruction exception, which causes a trap, allowing privileged software to emulate the instruction.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FCMP or FCMPE instruction causes an fp\_disabled exception.

An attempt to execute an FCMPq or FCMPEq instruction when (rs1{1}  $\neq$  0) or (rs2{1}  $\neq$  0) causes an  $fp\_exception\_other$  (FSR.ftt = invalid\_fp\_register) exception.

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.

*Exceptions* illegal\_instruction fp\_disabled fp\_exception\_ieee\_754 (NV)  $fp$ <sub>exception\_other</sub> (FSR.ftt = invalid\_fp\_register (FCMPq, FCMPEq only))

*See Also* [Partitioned Unsigned Compare on page 203](#page-218-0)

# 7.32 Floating-Point Divide





*Description* The floating-point divide instructions divide the contents of the floating-point register(s) specified by the rs1 field by the contents of the floating-point register(s) specified by the rs2 field. The instructions then write the quotient into the floating-point register(s) specified by the rd field.

Rounding is performed as specified by FSR.rd.

Note | Oracle SPARC Architecture 2011 processors do not implement in hardware the instructions that refer to quad-precision floatingpoint registers. An attempt to execute an FDIVq instruction generates an illegal\_instruction exception, allowing privileged software to emulate the instruction.

If the FPU is not enabled (FPRS.fef = 0 or PSTATE.pef = 0) or if no FPU is present, an attempt to execute an FCMP or FCMPE instruction causes an fp\_disabled exception.

An attempt to execute an FADDq instruction when (rs1{1}  $\neq$  0) or (rs2{1}  $\neq$  0) causes an  $fp$  exception other (FSR.ftt = invalid  $fp$  register) exception.

> **Note** | For FDIVs and FDIVd, an fp\_exception\_other with FSR.ftt = unfinished\_FPop can occur if the divide unit detects unusual, implementation-specific conditions.

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.

*Exceptions* illegal\_instruction

fp\_disabled  $fp$  exception\_other (FSR.ftt = invalid\_fp\_register (FDIVq only) fp\_exception\_other (FSR.ftt = unfinished\_FPop (FDIVs, FDIV)) fp\_exception\_ieee\_754 (OF, UF, DZ, NV, NX)

### 7.33 FEXPAND <u>wis 1</u>





*Description* FEXPAND takes four 8-bit unsigned integers from F<sub>S</sub>[rs2], converts each integer to a 16-bit fixedpoint value, and stores the four resulting 16-bit values in a 64-bit floating-point register  $F<sub>D</sub>[rd]$ . FIGURE 7-10 illustrates the operation.



**FIGURE 7-8** FEXPAND Operation

This operation is carried out as follows:

- 1. Left-shift each 8-bit value by 4 and zero-extend that result on the left to a 16-bit value.
- 2. Store the result in the destination register,  $F_D[rd]$ .

**Programming** | FEXPAND performs the inverse of the FPACK16 operation. **Note**

An attempt to execute an FEXPAND instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FEXPAND instruction causes an fp\_disabled exception.

- *Exceptions* illegal\_instruction fp\_disabled
- *See Also* or PSTATE.pef [= 0FPMERGE on page 206](#page-221-0) [FPACK on page 192](#page-207-0)

#### **FHADD<s|d>**

### <span id="page-176-0"></span>7.34 Floating-point Add and Halve  $\overline{\text{vis}}$  3





- *Description* The FHADD<s|d> instructions are used to perform an addition of two floating-point values and halve the result (divide it by 2) in a single operation. One benefit of this operation is that it cannot produce an arithmetic overflow.
- *Exceptions* fp\_disabled fp\_exception\_ieee\_754 (UF, NX, NV)
- *See Also* FHSUB on [page 162](#page-177-0) FNHADD on [page 189](#page-204-0)

### **FHSUB<s|d>**

### <span id="page-177-0"></span>7.35 Floating-point Subtract and Halve <sub>VIS 3</sub>





- *Description* The FHSUB<s|d> instructions are used to take the difference of two floating-point values and halve the result *(divide it by 2) in a single operation. One benefit of this operation is that it cannot produce an arithmetic overflow { is this statement TRUE, for the subtract version? }.*
- *Exceptions* fp\_disabled fp\_exception\_ieee\_754 (UF, NX, NV)
- *See Also* FHADD on [page 161](#page-176-0) FNHADD on [page 189](#page-204-0)

## 7.36 Convert 32-bit Integer to Floating Point





*Description* FiTOs, FiTOd, and FiTOq convert the 32-bit signed integer operand in floating-point register FS[rs2] into a floating-point number in the destination format. All write their result into the floating-point register(s) specified by rd.

The value of FSR.rd determines how rounding is performed by FiTOs.

**Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute a FiTOq instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

An attempt to execute an FiTO $\lt s$  d  $\lt q$  instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FiTO $\lt s$  d | q> instruction causes an fp\_disabled exception.

An attempt to execute an FiTOq instruction when  $rd\{1\} \neq 0$  causes an fp\_exception\_other  $(FSR.fit = invalid_f<sub>p</sub> \n *register*) exception.$ 

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.

- *Exceptions* illegal\_instruction
	- fp\_disabled  $fp$ <sub>\_exception\_other</sub> (FSR.ftt = invalid\_fp\_register (FiTOq)) fp\_exception\_ieee\_754 (NX (FiTOs only))

### 7.37 Floating-Point Lexicographic Compare *v*IS3

The FLCMP instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





#### *Description* Lexicographic comparisons differ from standard floating-point comparisons in that −0 and +0 are treated as distinct values, with −0 comparing as less than +0. The handling of NaN operands and the encoding of the comparison results in the fcc bits is also different.

These instructions compare the floating-point register(s) specified by the rs1 field with the floatingpoint register(s) specified by the rs2 field, and set the selected floating-point condition code (fcc*n*) according to the following table:



**Programming** | A lexicographic compare instruction is not an FPop, so it:

- **Note** 1) leaves all bits of FSR.cexc and FSR.aexc unchanged
	- 2) never generates an fp\_exception\_other exception
- **Programming** | The encoding for the results of FP lexicographic compares **Note** (written to fcc*n*) differ from those for regular SPARC V9 floating-point compares. This implies that a move or branch instruction dependent on a floating-point lexicographic compare might function differently from what its instruction mnemonic implies.
#### **FLCMP**





An attempt to execute an FLCMP instruction when instruction bits 29:27 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FLCMP instruction causes an fp\_disabled exception.

*Exceptions* illegal\_instruction fp\_disabled

# 7.38 Flush Instruction Memory



new syntax for this instruction. In the meantime, some existing assemblers may only recognize the original syntax.



*Description* FLUSH ensures that the aligned doubleword specified by the effective address is consistent across any local caches and, in a multiprocessor system, will eventually (impl. dep. #122-V9) become consistent everywhere.

> The SPARC V9 instruction set architecture does not guarantee consistency between instruction memory and data memory. When software writes<sup>1</sup> to a memory location that may be executed as an instruction (self-modifying code<sup>2</sup>), a potential memory consistency problem arises, which is addressed by the FLUSH instruction. Use of FLUSH after instruction memory has been modified ensures that instruction and data memory are synchronized for the processor that issues the FLUSH instruction.

The virtual processor waits until all previous (cacheable) stores have completed before issuing a FLUSH instruction. For the purpose of memory ordering, a FLUSH instruction behaves like a store instruction.

In the following discussion  $P_{FLUSH}$  refers to the virtual processor that executed the FLUSH instruction.

FLUSH causes a synchronization within a virtual processor which ensures that instruction fetches from the specified effective address by P<sub>FLUSH</sub> appear to execute after any loads, stores, and atomic load-stores to that address issued by P<sub>FLUSH</sub> prior to the FLUSH. In a multiprocessor system, FLUSH also ensures that these values will eventually become visible to the instruction fetches of all other virtual processors in the system. With respect to MEMBAR-induced orderings, FLUSH behaves as if it is a store operation (see *[Memory Barrier](#page-271-0)* on page 256).

Given any store  $S_A$  to address A, that precedes in memory order a FLUSH  $F_A$  to address A, that in turn precedes in memory order a store  $S_B$  to address B; if any instruction  $I_B$  fetched from address B executes the instruction created by store  $S_B$ , then any instruction  $I_A$  that fetched from address A and that follows  $I_B$  in program order cannot execute any version of the instruction from address A that existed prior to the store  $S_A$ .

The preceeding statement defines an ordering requirement to which Oracle SPARC Architecture processors comply. By using a FLUSH instruction between two stores that modify instructions, atomicity between the two stores is guaranteed such that any virtual processor executing the instruction modified by the later store will never fetch and/or execute the instruction before it was modified by the earlier store.

If  $i = 0$ , the effective address operand for the FLUSH instruction is "R[rs1] + R[rs2]"; if  $i = 1$ , it is "R[rs1] + **sign\_ext** (simm13)". The three least-significant bits of the effective address are ignored; that is, the effective address always refers to an aligned doubleword.

 $1.$  this includes use of store instructions (executed on the same or another virtual processor) that write to instruction memory, or any other means of writing into instruction memory (for example, DMA transfer)

 $2.$  practiced, for example, by software such as debuggers and dynamic linkers

#### **FLUSH**

See implementation-specific documentation for details on specific implementations of the FLUSH instruction.

On an Oracle SPARC Architecture processor:

- A FLUSH instruction causes a synchronization within the virtual processor on which the FLUSH is executed, which flushes its instruction pipeline to ensure that no instruction already fetched has subsequently been modified in memory. Any other virtual processors on the same physical processor are unaffected by a FLUSH.
- Coherency between instruction and data memories may or may not be maintained by hardware.

**IMPL. DEP. #409-S10**: The implementation of the FLUSH instruction is implementation dependent. If the implementation automatically maintains consistency between instruction and data memory, (1) the FLUSH address is ignored and

- (2) the FLUSH instruction cannot cause any data access exceptions, because
- its effective address operand is not translated or used by the MMU.

On the other hand, if the implementation does *not* maintain consistency between instruction and data memory, the FLUSH address is used to access the MMU and the FLUSH instruction can cause data access exceptions.

**Programming** | For portability across all SPARC V9 implementations, software **Note** | must always supply the target effective address in FLUSH instructions.

- If the implementation contains instruction prefetch buffers:
	- the instruction prefetch buffer(s) are invalidated
	- instruction prefetching is suspended, but may resume starting with the instruction immediately following the FLUSH



#### **FLUSH**



An attempt to execute a FLUSH instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction DAE\_nfo\_page

### 7.39 Flush Register Windows



- *Description* FLUSHW causes all active register windows except the current window to be flushed to memory at locations determined by privileged software. FLUSHW behaves as a NOP if there are no active windows other than the current window. At the completion of the FLUSHW instruction, the only active register window is the current one.
	- **Programming** | The FLUSHW instruction can be used by application software to **Note** | flush register windows to memory so that it can switch memory stacks or examine register contents from previous stack frames.

FLUSHW acts as a NOP if CANSAVE =  $N_REG_$  WINDOWS – 2. Otherwise, there is more than one active window, so FLUSHW causes a spill exception. The trap vector for the spill exception is based on the contents of OTHERWIN and WSTATE. The spill trap handler is invoked with the CWP set to the window to be spilled (that is, (CWP + CANSAVE + 2) **mod** N\_REG\_WINDOWS). See *[Register Window](#page-103-0) [Management Instructions](#page-103-0)* on page 88.

**Programming** | Typically, the spill handler saves a window on a memory stack **Note** and returns to reexecute the FLUSHW instruction. Thus, FLUSHW traps and reexecutes until all active windows other than the current window have been spilled.

An attempt to execute a FLUSHW instruction when instruction bits 29:25 or 18:0 are nonzero causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction spill n normal spill *n* other

#### **FMAf**

### <span id="page-185-0"></span>7.40 Floating-Point Multiply-Add and Multiply-Subtract (fused)





#### *Description* The fused floating-point multiply-add instructions, FMADD<s\ld>, perform a floating-point multiplication of the values in the floating-point registers specified by rs1 and rs2, perform a floatingpoint addition of the resulting product to the value in the register(s) specified by rs3, round the resulting sum, and write the result into the floating-point register(s) specified by rd.

The fused floating-point multiply-subtract instructions, FMSUB<s | d>, perform a floating-point multiplication of the values in the floating-point registers specified by rs1 and rs2, perform a floatingpoint subtraction from the resulting product of the value in the register(s) specified by rs3, round the resulting difference, and write the result into the floating-point register(s) specified by rd.

The fused floating-point negative multiply-add instructions,  $\text{FNMADD}\text{&}$   $\vert$  d>, perform a floatingpoint multiplication of the values in the floating-point registers specified by rs1 and rs2, perform a floating-point addition of the resulting product to the value in the register(s) specified by rs3, negate the resulting sum, round the result, and write the result into the floating-point register(s) specified by rd.

The fused floating-point negative multiply-subtract instructions,  $\text{FNMSUB}\texttt{&}&$  and  $\text{&}&$  floatingpoint multiplication of the values in the floating-point registers specified by rs1 and rs2, perform a floating-point subtraction from the resulting product of the value in the register(s) specified by rs3, negate the resulting difference, round the result, and write the result into the floating-point register(s) specified by rd.

All of the above instructions are "fused" operations; no rounding is performed between the multiplication operation and the subsequent addition (or subtraction). Therefore, at most one rounding step occurs per instruction executed.

The negative fused multiply-add/subtract instructions (FNM\*) treat NaN values as follows:

■ A source QNaN propagates with its sign bit unchanged

#### **FMAf**

- A generated (default response) QNaN result has a sign bit of zero
- A source SNaN that is converted to a QNaN result retains the sign bit of the source SNaN

**Exceptions.** If an FMAf instruction is not implemented in hardware, it generates an illegal\_instruction exception, so that privileged software can emulate the instruction.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FMAf instruction causes an fp\_disabled exception.

Overflow, underflow, and inexact exception bits within FSR.cexc and FSR.aexc are updated based on the final result of the operation and not on the intermediate result of the multiplication. The invalid operation exception bits within FSR.cexc and FSR.aexc are updated as if the multiplication and the addition/subtraction were performed using two individual instructions. An invalid operation exception is detected when any of the following conditions are true:

- A source operand (F[rs1], F[rs2], or F[rs3]) is a SNaN
- $\bullet$   $\infty$  x 0
- ∞ <sup>−</sup> ∞

If the instruction generates an IEEE-754 exception or exceptions for which the corresponding trap enable mask (FSR.tem) bits are set, an fp\_exception\_ieee\_754 exception and subsequent trap is generated.

If either the multiply or the add/subtract operation detects an unfinished\_FPop condition (for example, due to a subnormal operand or final result), the Multiply-Add/Subtract instruction generates an fp\_exception\_other exception with FSR.ftt = unfinished\_FPop. An fp\_exception\_other exception with FSR.ftt = unfinished\_FPop always takes precedence over an fp\_exception\_ieee\_754 exception. That is, if an fp\_exception\_other exception occurs due to an unfinished\_FPop condition, the FSR.cexc and FSR.aexc fields remain unchanged even if a floating point IEEE 754 exception occurs during the multiply operation (regardless whether traps are enabled, via FSR.tem, for the IEEE exception) and the unfinished\_FPop condition occurs during the subsequent add/subtract operation.

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.

#### *Semantic Definitions*



### 7.41 Partitioned Mean <u>ws3</u>

The FMEAN16 instructions is new and is not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, it currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* These instructions perform four 16-bit partitioned arithmetic averages between pairs of corresponding signed integer values contained in the source operands ( $F_D$ [rs1],  $F_D$ [rs2]).

The average of each pair of 16-bit operand values is calculated as

**trunc**(( $\text{sign\_ext}(16\text{-bit operand1}) + \text{sign\_ext}(16\text{-bit operand2}) + 1) \div 2$ )

where the **trunc** function returns the integer portion of the result of the division. FIGURE 7-9 shows the division operation as a right shift by one bit position.





**Programming Note** This operation in effect performs integer division round-tonearest (round up in case of a tie) for positive numbers, which is beneficial for MPEG/DVD motion compensation and motion estimation. It can be used for half-pel interpolation as well as combining motion prediction data and inverse discrete cosine transform data.

> **Note** Since 17 bits are provided to hold the intermediate sum before right shifting, no overflow can occur.

### **FMEAN16**

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FMEAN16 instruction causes an fp\_disabled exception.

*Exceptions fp\_disabled*

## 7.42 Floating-Point Move





*Description* FMOV copies the source floating-point register(s) to the destination floating-point register(s), unaltered.

FMOVs, FMOVd, and FMOVq perform 32-bit, 64-bit, and 128-bit operations, respectively.

These instructions clear (set to 0) both FSR.cexc and FSR.ftt. They do not round, do not modify FSR.aexc, and do not treat floating-point NaN values differently from other floating-point values.

**Programming** | If a 64-bit floating-point register-to-register copy is desired and **Note** simultaneous modification of FSR is not required, use of FSRC2d is strongly recommended over FMOVd. FSRC2d is at least as fast as, and on many implementations much faster than, FMOVd and FSRC1d.

> **Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute an FMOVq instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

An attempt to execute an FMOV instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FMOV instruction causes an fp\_disabled exception.

An attempt to execute an FMOVq instruction when  $rs2\{1\} \neq 0$  or  $rd\{1\} \neq 0$  causes an  $fp$  exception other (FSR.ftt = invalid  $fp$  register) exception.

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.

*Exceptions* illegal\_instruction  $fp\_disabel$  fp\_exception\_other (FSR.ftt = invalid\_fp\_register (FMOVq only))

*See Also* F *[Register Logical Operate \(2 operand\)](#page-229-0)* on page 214

### 7.43 Move Floating-Point Register on Condition (FMOVcc)





#### **FMOVcc**



*Encoding of the* cond *Field for F.P. Moves Based on Integer Condition Codes (*icc *or* xcc*)*

*Encoding of the* cond *Field for F.P. Moves Based on Floating-Point Condition Codes (*fcc*n)*



#### **FMOVcc**

*Encoding of* opf\_cc *Field (also see* TABLE A-9 *[on page 465](#page-480-0))*



*Description* The FMOVcc instructions copy the floating-point register(s) specified by rs2 to the floating-point register(s) specified by rd if the condition indicated by the cond field is satisfied by the selected floating-point condition code field in FSR. The condition code used is specified by the opf\_cc field of the instruction. If the condition is FALSE, then the destination register(s) are not changed.

These instructions read, but do not modify, any condition codes.

These instructions clear (set to 0) both FSR.cexc and FSR.ftt. They do not round, do not modify FSR.aexc, and do not treat floating-point NaN values differently from other floating-point values.

> **Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute an FMOVQicc, FMOVQxcc, or FMOVQfcc instruction causes an *illegal\_instruction* exception, allowing privileged software to emulate the instruction.

An attempt to execute an FMOVcc instruction when instruction bit 18 is nonzero or  $\text{opf\_cc} = 101$  or  $111<sub>2</sub>$  causes an *illegal\_instruction* exception.

If the FPU is not enabled (FPRS.fef = 0 or PSTATE.pef = 0) or if no FPU is present, an attempt to execute an FMOVQicc, FMOVQxcc, or FMOVQfcc instruction causes an fp\_disabled exception.

An attempt to execute an FMOVQicc, FMOVQxcc, or FMOVQfcc instruction when  $rs2\{1\} \neq 0$  or  $rd{1} \neq 0$  causes an fp\_exception\_other (FSR.ftt = invalid\_fp\_register) exception.

#### **FMOVcc**

**Programming Note** Branches cause the performance of most implementations to degrade significantly. Frequently, the MOVcc and FMOVcc instructions can be used to avoid branches. For example, the following C language segment:

```
double A, B, X;
       if (A > B) then X = 1.03; else X = 0.0;
can be coded as
       ! assume A is in %f0; B is in %f2; %xx points to
       ! constant area
              ldd [% x + C_1.03], * f4 ! X = 1.03<br>fcmpd * fcc3, * f0, * f2 ! A > B
                fcmpd %fcc3,%f0,%f2 ! A > B
                fble,a %fcc3,label
               ! following instructiononly executed if the
               ! preceding branch was taken<br>fsubd f4, f4, f4fsubd %f4,f4,f4label:...
```
This code takes four instructions including a branch.

With FMOVcc, this could be coded as

ldd [%*xx*+C\_1.03],%f4 ! X = 1.03 fsubd %f4,%f4,%f6 ! X' = 0.0 fcmpd %fcc3,%f0,%f2 ! A > B  $f_{\text{model}}$  % for  $f_{\text{model}}$  % for  $f_{\text{model}}$  % for  $f_{\text{model}}$  = 0.0

This code also takes four instructions but requires no branches and may boost performance significantly. Use MOVcc and FMOVcc instead of branches wherever these instructions would improve performance.

*Exceptions* illegal\_instruction fp\_disabled fp\_exception\_other (FSR.ftt = invalid\_fp\_register (FMOVQ instructions))

#### **FMOVR**

### 7.44 Move Floating-Point Register on Integer Register Condition(FMOVR)





CHAPTER 7 • Instructions **179**

#### **FMOVR**

*Description* If the contents of integer register R[rs1] satisfy the condition specified in the rcond field, these instructions copy the contents of the floating-point register(s) specified by the rs2 field to the floatingpoint register(s) specified by the rd field. If the contents of R[rs1] do not satisfy the condition, the floating-point register(s) specified by the rd field are not modified.

> These instructions treat the integer register contents as a signed integer value; they do not modify any condition codes.

These instructions clear (set to 0) both FSR.cexc and FSR.ftt. They do not round, do not modify FSR.aexc, and do not treat floating-point NaN values differently from other floating-point values.

> **Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute an FMOVRq instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

An attempt to execute an FMOVR instruction when instruction bit 13 is nonzero or rcond =  $000<sub>2</sub>$  or  $100<sub>2</sub>$  causes an *illegal\_instruction* exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FMOVR instruction causes an fp\_disabled exception.

An attempt to execute an FMOVRq instruction when  $rs2\{1\} \neq 0$  or  $rd\{1\} \neq 0$  causes an  $fp$  exception other (FSR.ftt = invalid  $fp$  register) exception.



*Exceptions* illegal\_instruction

 $fp\_disabeled$   $fp\_exception\_other$  (FSR.ftt = invalid\_ $fp\_register$  (FMOVRq instructions))

### 7.45 Partitioned Multiply Instructions <u>[vɪs ɪ</u>





**Programming** | When software emulates an 8-bit unsigned by 16-bit signed **Note** multiply, the unsigned value must be zero-extended and the 16-bit value sign-extended before the multiplication.

*Description* The following sections describe the versions of partitioned multiplies.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an partitioned multiply instruction causes an fp\_disabled exception.

#### *Exceptions* fp\_disabled

#### 7.45.1 FMUL8x16 Instruction

FMUL8x16 multiplies each unsigned 8-bit value (for example, a pixel component) in the 32-bit floating-point register  $F_S[rs1]$  by the corresponding (signed) 16-bit fixed-point integer in the 64-bit floating-point register  $F<sub>D</sub>[rs2]$ . It rounds the 24-bit product (assuming binary point between bits 7 and 8) and stores the most significant 16 bits of the result into the corresponding 16-bit field in the 64-bit floating-point destination register  $F<sub>D</sub>[rd]$ . [FIGURE 7-10](#page-197-0) illustrates the operation.

> **Note** | This instruction treats the pixel component values as fixed-point with the binary point to the left of the most significant bit. Typically, this operation is used with filter coefficients as the fixed-point rs2 value and image data as the rs1 pixel value. Appropriate scaling of the coefficient allows various fixed-point scaling to be realized.

### **FMUL (partitioned)**



**FIGURE 7-10** FMUL8x16 Operation

#### <span id="page-197-0"></span>7.45.2 FMUL8x16AU Instruction

FMUL8x16AU is the same as FMUL8x16, except that one 16-bit fixed-point value is used as the multiplier for all four multiplies. This multiplier is the most significant ("upper") 16 bits of the 32-bit register  $F_S[rs2]$  (typically an  $\alpha$  pixel component value). [FIGURE 7-11](#page-197-1) illustrates the operation.



**FIGURE 7-11** FMUL8x16AU Operation

#### <span id="page-197-1"></span>7.45.3 FMUL8x16AL Instruction

FMUL8x16AL is the same as FMUL8x16AU, except that the least significant ("lower") 16 bits of the 32-bit register  $F_S[rs2]$  register are used as a multiplier. [FIGURE 7-12](#page-197-2) illustrates the operation.



<span id="page-197-2"></span>**FIGURE 7-12** FMUL8x16AL Operation

#### 7.45.4 FMUL8SUx16 Instruction

FMUL8SUx16 multiplies the most significant ("upper") 8 bits of each 16-bit signed value in the 64-bit floating-point register  $F<sub>D</sub>[rs1]$  by the corresponding signed, 16-bit, fixed-point, signed integer in the 64-bit floating-point register  $F<sub>D</sub>[rs2]$ . It rounds the 24-bit product toward the nearest representable value and then stores the most significant 16 bits of the result into the corresponding 16-bit field of the 64-bit floating-point destination register  $F<sub>D</sub>[rd]$ . If the product is exactly halfway between two integers, the result is rounded toward positive infinity. [FIGURE 7-13](#page-198-0) illustrates the operation.



**FIGURE 7-13** FMUL8SUx16 Operation

#### <span id="page-198-0"></span>7.45.5 FMUL8ULx16 Instruction

FMUL8ULx16 multiplies the unsigned least significant ("lower") 8 bits of each 16-bit value in the 64 bit floating-point register  $F<sub>D</sub>[rs1]$  by the corresponding fixed-point signed 16-bit integer in the 64-bit floating-point register  $F_D$ [rs2]. Each 24-bit product is sign-extended to 32 bits. The most significant ("upper") 16 bits of the sign-extended value are rounded to nearest and then stored in the corresponding 16-bit field of the 64-bit floating-point destination register  $F<sub>D</sub>[rd]$ . If the result is exactly halfway between two integers, the result is rounded toward positive infinity. [FIGURE 7-14](#page-198-1) illustrates the operation; [CODE EXAMPLE 7-1](#page-198-2) exemplifies the operation.



<span id="page-198-1"></span>**FIGURE 7-14** FMUL8ULx16 Operation

<span id="page-198-2"></span>**CODE EXAMPLE 7-1** 16-bit × 16-bit 16-bit Multiply

	$fmu18sux16$ $gf0, gf2, gf4$	
	$fmu18u1x16$ $%$ f0, $f2,$ $*$ f6	
fpadd16	%f4, %f6, %f8	

#### 7.45.6 FMULD8SUx16 Instruction

FMULD8SUx16 multiplies the most significant ("upper") 8 bits of each 16-bit signed value in F[rs1] by the corresponding signed 16-bit fixed-point value in F[rs2]. Each 24-bit product is shifted left by 8 bits to generate a 32-bit result, which is then stored in the 64-bit floating-point register specified by rd. [FIGURE 7-15](#page-199-0) illustrates the operation.



**FIGURE 7-15** FMULD8SUx16 Operation

### <span id="page-199-0"></span>7.45.7 FMULD8ULx16 Instruction

FMULD8ULx16 multiplies the unsigned least significant ("lower") 8 bits of each 16-bit value in F[rs1] by the corresponding 16-bit fixed-point signed integer in F[rs2]. Each 24-bit product is sign-extended to 32 bits and stored in the corresponding half of the 64-bit floating-point register specified by rd. [FIGURE 7-16](#page-199-1) illustrates the operation; [CODE EXAMPLE 7-2](#page-199-2) exemplifies the operation.



<span id="page-199-1"></span>**FIGURE 7-16** FMULD8ULx16 Operation

<span id="page-199-2"></span>**CODE EXAMPLE 7-2** 16-bit by 16-bit 32-bit Multiply



# <span id="page-200-0"></span>7.46 Floating-Point Multiply





*Description* The floating-point multiply instructions multiply the contents of the floating-point register(s) specified by the rs1 field by the contents of the floating-point register(s) specified by the rs2 field. The instructions then write the product into the floating-point register(s) specified by the rd field.

> The FsMULd instruction provides the exact double-precision product of two single-precision operands, without underflow, overflow, or rounding error. Similarly, FdMULq provides the exact quad-precision product of two double-precision operands.

Rounding is performed as specified by FSR.rd.

**Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute an FMULq or FdMULq instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute any FMUL instruction causes an fp\_disabled exception.

An attempt to execute an FMULq instruction when  $rs1\{1\} \neq 0$  or  $rs2\{1\} \neq 0$  or  $rd\{1:0\} \neq 0$  causes an  $fp$  exception\_other (FSR.ftt = invalid\_fp\_register) exception.

An attempt to execute an FdMULq instruction when  $rd\{1\} \neq 0$  causes an fp\_exception\_other (FSR.ftt = invalid\_fp\_register) exception.

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.

*Exceptions* illegal\_instruction fp\_disabled fp\_exception\_other (FSR.ftt = invalid\_fp\_register (FMULq and FdMULq only))  $fp\_exception\_other$  (FSR.ftt = unfinished\_FPop)  $fp$  exception\_ieee\_754 (any: NV; FMUL<s $|d|q>$  only: OF, UF, NX)

*See Also* FMAf on [page 170](#page-185-0)

### 7.47 Floating-Point Negative Add <mark>vɪs</mark>ɜ







*Description* The floating-point negative add instructions, FNADD<s\ld>, add the floating-point register(s) specified by rs1 and the floating-point register(s) specified by rs2, negate the sum, and write the result into the floating-point register(s) specified by rd.

> No rounding is performed between the addition operation and the subsequent negation; at most one rounding step occurs.

The FNADD instructions treat NaN values as follows:

- A source QNaN propagates with its sign bit unchanged
- A generated (default response) QNaN result has a sign bit of zero
- A source SNaN that is converted to a QNaN result retains the sign bit of the source SNaN

**Exceptions.** If an FNADD instruction is not implemented in hardware, it generates an illegal\_instruction exception, so that privileged software can emulate the instruction.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FNADD instruction causes an fp\_disabled exception.

Overflow, underflow, and inexact exception bits within FSR.cexc and FSR.aexc are updated based on the final result of the operation and not on the intermediate result of the addition. The invalid operation exception bits within FSR.cexc and FSR.aexc are updated as if the addition and negation were performed using two individual instructions. An invalid operation exception is detected when any of the following conditions are true:

- A source operand (F[rs1] or F[rs2]) is a SNaN
- ∞ <sup>−</sup> ∞

If the instruction generates an IEEE-754 exception or exceptions for which the corresponding trap enable mask (FSR.tem) bits are set, an fp\_exception\_ieee\_754 exception and subsequent trap is generated.

If the addition operation detects an unfinished\_FPop condition (for example, due to a subnormal operand or intermediate result), the Negative Add instruction generates an fp\_exception\_other exception with FSR.ftt = unfinished\_FPop. The unfinished\_FPop trap takes priority over any potential IEEE-754 exception (regardless whether traps are enabled, via FSR.tem, for the IEEE exception) and the FSR.cexc and FSR.aexc fields remain unchanged.

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.

*Semantic Definitions*

FNADD: (1)  $tmp \leftarrow F[rs1] + F[rs2]$  $(2)$  tmp  $\leftarrow$  - tmp (3)  $F[rd] \leftarrow round(tmp)$ 

- *Exceptions* fp\_disabled fp\_exception\_ieee\_754 (OF, UF, NX, NV) fp\_exception\_other (FSR.ftt = unfinished\_FPop)
- *See Also* FMAf on [page 170](#page-185-0) FADD on [page 150](#page-165-0) FNEG on [page 188](#page-203-0) FNMUL on [page 170](#page-185-0)

# <span id="page-203-0"></span>7.48 Floating-Point Negate





*Description* FNEG copies the source floating-point register(s) to the destination floating-point register(s), with the sign bit complemented.

> These instructions clear (set to 0) both FSR.cexc and FSR.ftt. They do not round, do not modify FSR.aexc, and do not treat floating-point NaN values differently from other floating-point values.

> > **Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute an FNEGq instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

An attempt to execute an FNEG instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FNEG instruction causes an fp\_disabled exception.

An attempt to execute an FNEGq instruction when  $rs2\{1\} \neq 0$  or  $rd\{1\} \neq 0$  causes an  $fp$  exception other (FSR.ftt = invalid  $fp$  register) exception.

*Exceptions* illegal\_instruction fp\_disabled  $fp$  exception\_other (FSR.ftt = invalid\_fp\_register (FNEGq only))

### **FNHADD<s|d>**

### 7.49 Floating-point Negative Add and Halve <u>wis 3</u>





- *Description The FNHADD<s|d> instructions are used to perform an addition of two floating-point values, halve the result (divide it by 2), and then negate it, all in a single operation. One benefit of this operation is that it cannot produce an arithmetic overflow.*
- *Exceptions* fp\_disabled fp\_exception\_ieee\_754 (UF, NX, NV)
- *See Also* FHADD on [page 161](#page-176-0) FHSUB on [page 162](#page-177-0)

# 7.50 Floating-Point Negative Multiply <sub>[VIS3</sub>







*Description* The floating-point negative multiply instructions, FNMUL<s | d>, multiply the floating-point register(s) specified by rs1 and the floating-point register(s) specified by rs2, negate the product, and write the result into the floating-point register(s) specified by rd.

> The floating-point negative multiply single to double instruction, FNsMULd, multiplies the singleprecision floating point registers  $F_S[rs1]$  and  $F_S[rs2]$ , generates a double-precision product, negates the product, and writes the result into the double-precision floating-point register  $F<sub>D</sub>[rd]$ .

No rounding is performed between the multiplication operation and the subsequent negation; at most one rounding step occurs.

The FNMUL instructions treat NaN values as follows:

- A source QNaN propagates with its sign bit unchanged
- A generated (default response) QNaN result has a sign bit of zero
- A source SNaN that is converted to a QNaN result retains the sign bit of the source SNaN

**Exceptions.** If an FNMUL instruction is not implemented in hardware, it generates an illegal\_instruction exception, so that privileged software can emulate the instruction.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FNMUL instruction causes an fp\_disabled exception.

Overflow, underflow, and inexact exception bits within FSR.cexc and FSR.aexc are updated based on the final result of the operation and not on the intermediate result of the multiplication. The invalid operation exception bits within FSR.cexc and FSR.aexc are updated as if the multiplication and negation were performed using two individual instructions. An invalid operation exception is detected when any of the following conditions are true:

- A source operand (F[rs1] or F[rs2]) is a SNaN
- $\blacksquare$   $\infty$  x 0

If the instruction generates an IEEE-754 exception or exceptions for which the corresponding trap enable mask (FSR.tem) bits are set, an fp\_exception\_ieee\_754 exception and subsequent trap is generated.

If the multiplication operation detects an unfinished\_FPop condition (for example, due to a subnormal operand or intermediate result), the Negative Multiply instruction generates an fp\_exception\_other exception with FSR.ftt = unfinished\_FPop. The unfinished\_FPop trap takes priority over any potential IEEE-754 exception (regardless whether traps are enabled, via FSR.tem, for the IEEE exception) and the FSR.cexc and FSR.aexc fields remain unchanged.

#### **FNMUL**

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.

*Semantic Definitions:*

FNMUL:

- (1)  $tmp \leftarrow F[rs1] \times F[rs2]$  $(2)$  tmp  $\leftarrow$  - tmp (3)  $F[rd] \leftarrow round(tmp)$
- *Exceptions* fp\_disabled fp\_exception\_ieee\_754 (OF, UF, NX, NV) fp\_exception\_other (FSR.ftt = unfinished\_FPop)
- *See Also* FMAf on [page 170](#page-185-0) FMUL on [page 185](#page-200-0) FNADD on [page 170](#page-185-0) FNEG on [page 188](#page-203-0)

### 7.51 FPACK <sub>[vis 1</sub>





*Description* The FPACK instructions convert multiple values in a source register to a lower-precision fixed or pixel format and stores the resulting values in the destination register. Input values are clipped to the dynamic range of the output format. Packing applies a scale factor from GSR.scale to allow flexible positioning of the binary point. See the subsections on following pages for more detailed descriptions of the operations of these instructions.

> An attempt to execute an FPACK16 or FPACKFIX instruction when  $rs1 \neq 0$  causes an *illegal\_instruction* exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute any FPACK instruction causes an fp\_disabled exception.

- *Exceptions* illegal\_instruction fp\_disabled
- *See Also* [FEXPAND on page 160](#page-175-0) or PSTATE.pef [= 0FPMERGE on page 206](#page-221-0)

#### **FPACK**

#### 7.51.1 FPACK16

FPACK16 takes four 16-bit fixed values from the 64-bit floating-point register  $F<sub>D</sub>[rs2]$ , scales, truncates, and clips them into four 8-bit unsigned integers, and stores the results in the 32-bit destination register,  $F_S[rd]$ . [FIGURE 7-17](#page-208-0) illustrates the FPACK16 operation.



<span id="page-208-0"></span>**FIGURE 7-17** FPACK16 Operation

**Note** | FPACK16 ignores the most significant bit of GSR.scale  $(GSR.scale{4})$ .

This operation is carried out as follows:

- 1. Left-shift the value from  $F<sub>D</sub>[rs2]$  by the number of bits specified in GSR.scale while maintaining clipping information.
- 2. Truncate and clip to an 8-bit unsigned integer starting at the bit immediately to the left of the implicit binary point (that is, between bits 7 and 6 for each 16-bit word). Truncation converts the scaled value into a signed integer (that is, round toward negative infinity). If the resulting value is negative (that is, its most significant bit is set), 0 is returned as the clipped value. If the value is greater than 255, then 255 is delivered as the clipped value. Otherwise, the scaled value is returned as the result.
- 3. Store the result in the corresponding byte in the 32-bit destination register,  $F_S[rd]$ .

For each 16-bit partition, the sequence of operations performed is shown in the following example pseudo-code:

```
tmp ← source_operand{15:0} << GSR.scale;
// Pick off the bits from bit position 15+GSR.scale to
// bit position 7 from the shifted result
trunc_signed_value ← tmp{(15+GSR.scale):7};
If (trunc_signed_value < 0)
unsigned_8bit_result ← 0;
else if (trunc_signed_value > 255)
unsigned_8bit_result ← 255;
else
unsigned_8bit_result ← trunc_signed_value{14:7};
```
#### 7.51.2 FPACK32

FPACK32 takes two 32-bit fixed values from the second source operand (64-bit floating-point register  $F<sub>D</sub>[rs2]$ ) and scales, truncates, and clips them into two 8-bit unsigned integers. The two 8-bit integers are merged at the corresponding least significant byte positions of each 32-bit word in the 64-bit floating-point register  $F_D[rs1]$ , left-shifted by 8 bits. The 64-bit result is stored in  $F_D[rd]$ . Thus, successive FPACK32 instructions can assemble two pixels by using three or four pairs of 32-bit fixed values. [FIGURE 7-18](#page-209-0) illustrates the FPACK32 operation.



<span id="page-209-0"></span>

This operation, illustrated in [FIGURE 7-18,](#page-209-0) is carried out as follows:

- 1. Left-shift each 32-bit value in  $F<sub>D</sub>[rs2]$  by the number of bits specified in GSR.scale, while maintaining clipping information.
- 2. For each 32-bit value, truncate and clip to an 8-bit unsigned integer starting at the bit immediately to the left of the implicit binary point (that is, between bits 23 and 22 for each 32-bit word). Truncation is performed to convert the scaled value into a signed integer (that is, round toward negative infinity). If the resulting value is negative (that is, the most significant bit is 1), then 0 is returned as the clipped value. If the value is greater than 255, then 255 is delivered as the clipped value. Otherwise, the scaled value is returned as the result.
- 3. Left-shift each 32-bit value from  $F_D$ [rs1] by 8 bits.
- 4. Merge the two clipped 8-bit unsigned values into the corresponding least significant byte positions in the left-shifted  $F<sub>D</sub>[rs2]$  value.
- 5. Store the result in the 64-bit destination register  $F_D[rd]$ .

For each 32-bit partition, the sequence of operations performed is shown in the following pseudocode:

```
tmp ← source_operand2{31:0} << GSR.scale;
// Pick off the bits from bit position 31+GSR.scale to
// bit position 23 from the shifted result
trunc_signed_value \leftarrow tmp{(31+GSR.scale):23};
if (trunc_signed_value < 0)
unsigned_8bit_value ← 0;
```
#### **FPACK**

```
else if (trunc_signed_value > 255)
unsigned_8bit_value ← 255;
else
unsigned_8bit_value \leftarrow trunc_signed_value{30:23};
Final_32bit_Result \leftarrow (source_operand1{31:0} << 8) |
   (unsigned_8bit_value{7:0});
```
### 7.51.3 FPACKFIX

FPACKFIX takes two 32-bit fixed values from the 64-bit floating-point register  $F<sub>D</sub>[rs2]$ , scales, truncates, and clips them into two 16-bit unsigned integers, and then stores the result in the 32-bit destination register  $F_S[rd]$ . [FIGURE 7-19](#page-210-0) illustrates the FPACKFIX operation.



<span id="page-210-0"></span>**FIGURE 7-19** FPACKFIX Operation

This operation is carried out as follows:

- 1. Left-shift each 32-bit value from  $F<sub>D</sub>[rs2]$  by the number of bits specified in GSR.scale, while maintaining clipping information.
- 2. For each 32-bit value, truncate and clip to a 16-bit unsigned integer starting at the bit immediately to the left of the implicit binary point (that is, between bits 16 and 15 for each 32-bit word). Truncation is performed to convert the scaled value into a signed integer (that is, round toward negative infinity). If the resulting value is less than −32768, then −32768 is returned as the clipped value. If the value is greater than 32767, then 32767 is delivered as the clipped value. Otherwise, the scaled value is returned as the result.
- 3. Store the result in the 32-bit destination register  $F_S[rd]$ .

For each 32-bit partition, the sequence of operations performed is shown in the following pseudocode:

```
tmp \leftarrow source\_operand{31:0} \leftarrow Source_operand{31:0} \leftarrow SSR.scale;
// Pick off the bits from bit position 31+GSR.scale to
// bit position 16 from the shifted result
trunc_signed_value ← tmp{(31+GSR.scale):16};
if (trunc_signed_value < -32768) then signed_16bit_result ← -32768;
else if (trunc signed value > 32767) then signed 16bit result \leftarrow 32767;
else signed_16bit_result ← trunc_signed_value{31:16};
```
### <span id="page-211-0"></span>7.52 Partitioned Add

The FPADD64 instruction is new and not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The 64-bit versions of these instructions perform partitioned integer addition of four 16-bit (FPADD16), two 32-bit (FPADD32) values, or one 64-bit value (FPADD64) value in  $F_D$ [rs1] to corresponding value(s) in  $F_D[rs2]$ . The result values are written to the destination register,  $F_D[rd]$ .

> The 32-bit versions of these instructions perform two 16-bit partitioned additions (FPADD16s) or one 32-bit (FPADD32s) partitioned addition, writing the result(s) to  $F_S[rd]$ .

Any carry out from each addition is discarded and a 2's-complement arithmetic result is produced.



**FIGURE 7-20** FPADD16 Operation







#### **FPADD**

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FPADD instruction causes an fp\_disabled exception.

*Exceptions* fp\_disabled

*See Also [Partitioned Add with Saturation](#page-214-0)* on page 199 *or* PSTATE*.*pef *[= 0Partitioned Subtract](#page-222-0)* on page 207

### <span id="page-214-0"></span>7.53 Partitioned Add with Saturation

The FPADDS instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The 64-bit versions of these instructions perform partitioned integer addition with saturation of four 16-bit (FPADDS16), or two 32-bit (FPADDS32) values in  $F_D$ [rs1] to corresponding values in  $F_D$ [rs2]. The result values are written to the destination register,  $F_D[rd]$ .

> The 32-bit versions of these instructions perform partitioned integer addition of two 16-bit values (FPADDS16s) or one 32-bit value (FPADDS32s) in  $F_S[rs1]$  to corresponding value(s) in  $F_S[rs2]$ . The result value(s) are written to  $F_S[rd]$ .

These instructions clip (saturate) overflow results, as indicated in TABLE 7-11.

**TABLE 7-11** Clipping Values for FPADDS instructions





**FIGURE 7-25** FPADDS16 Operation

**FPADDS**





**FIGURE 7-28** FPADDS32s Operation

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FPADDS instruction causes an fp\_disabled exception.

*Exceptions* fp\_disabled

*See Also [Partitioned Add](#page-211-0)* on page 196 *[Partitioned Subtract with Saturation](#page-225-0)* on page 210
#### **FPCMP**

## **17.54** Partitioned Signed Compare



† the older, deprecated mnemonic for this instruction (still recognized by the assembler)

‡ a synonymous mnemonic, since signed and unsigned comparisons for equality (or inequality) are identical



*Description* Four 16-bit, or two 32-bit signed integer values in F<sub>D</sub>[rs1] and F<sub>D</sub>[rs2] are compared. The 4, or 2 bits (respectively) of comparison results are stored in the least significant bits of integer register R[rd]. The least significant 16-bit, or 32-bit comparison result corresponds to bit 0 of R[rd].

> **Note** | Bits not written with comparison results in destinationinteger register R[rd] are set to zero.

For FPCMPGT{16,32}, each bit in the result is set to 1 if the corresponding signed integer value in  $F<sub>D</sub>[rs1]$  is greater than the signed value in  $F<sub>D</sub>[rs2]$ .

**Programming** Less-than comparisons are made by swapping the source **Note** operands of FPCMPGT.

For FPCMPLE{16,32}, each bit in the result is set to 1 if the corresponding signed integer value in  $F<sub>D</sub>[rs1]$  is less than or equal to the signed value in  $F<sub>D</sub>[rs2]$ .

**Programming** | Greater-than-or-equal comparisons are made by swapping the **Note** | source operands of FPCMPLE.

#### **FPCMP**

For FPCMPEQ16 and FPCMPEQ32, each bit in the result is set to 1 if the corresponding signed integer value in  $F_D[rs1]$  is equal to the signed value in  $F_D[rs2]$ .

For FPCMPNE16 and FPCMPNE32, each bit in the result is set to 1 if the corresponding signed integer value in  $F_D$ [rs1] is not equal to the signed value in  $F_D$ [rs2].

FIGURE 7-29 and FIGURE 7-30 illustrate 16-bit, and 32-bit pixel comparison operations, respectively.



**FIGURE 7-29** Four 16-bit Signed Integer Partitioned Comparison Operations



**FIGURE 7-30** Two 32-bit Signed Integer Partitioned Comparison Operation

In all comparisons, if a compare condition is not true, the corresponding bit in the result is set to 0.

**Programming** | The results of a Partitioned signed compare operation can be **Note** used directly by integer operations (for example, partial stores) and by the CMASK instruction.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute a SIMD signed compare instruction causes an fp\_disabled exception.

*Exception* fp\_disabled

*See Also* CMASK on [page 136](#page-151-0) [Floating-Point Compare on page 157](#page-172-0) FPCMPU on [page 203](#page-218-0) STPARTIALF on [page 332](#page-347-0)

### <span id="page-218-0"></span>7.55 Partitioned Unsigned Compare

The FPCMPU instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* Eight 8-bit unsigned integer values in two 64-bit floating-point registers are compared. The 8 bits of comparison results are stored in the least significant bits of the integer register R[rd]. The least significant comparison result corresponds to bit zero of R[rd].

> **Note** | Bits not written with comparison results in destination integer register R[rd] are set to zero.

For FPCMPUGT8, each bit in the result is set to 1 if the corresponding unsigned 8-bit value in  $F<sub>D</sub>[rs1]$ is greater than the corresponding unsigned value in  $F_D$ [rs2].

For FPCMPULE8, each bit in the result is set to 1 if the corresponding unsigned 8-bit value in  $F<sub>D</sub>[rs1]$ is less than or equal to the corresponding unsigned value in  $F_D[rs2]$ .

For FPCMPUNE8, each bit in the result is set to 1 if the corresponding unsigned 8-bit value in  $F<sub>D</sub>[rs1]$ is not equal to the corresponding unsigned value in  $F_D[rs2]$ .

For FPCMPUEQ8, each bit in the result is set to 1 if the corresponding unsigned 8-bit value in  $F<sub>D</sub>[rs1]$ is equal to the corresponding unsigned value in  $F<sub>D</sub>[rs2]$ .

**Programming** Less-than comparisons are made by swapping the source **Note** operands of FPCMPUGT\*.

#### **FPCMPU**

- **Programming** | Greater-than-or-equal comparisons are made by swapping the **Note** source operands of FPCMPULE<sup>\*</sup>.
- **Programming** | The results of a SIMD unsigned compare operation can be used **Note** directly by integer operations (for example, partial stores) and by the CMASK instruction.

FIGURE 7-31 illustrates the 8-bit unsigned Partitioned comparison operations.



**FIGURE 7-31** Eight 8-bit Unsigned Integer Partitioned Comparison Operations

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FPCMPU instruction causes an fp\_disabled exception.

*Exceptions* fp\_disabled

*See Also* CMASK on [page 136](#page-151-0) STPARTIALF on [page 332](#page-347-0)

# 7.56 Integer Multiply-Add

The integer multiply-add instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementationaware runtime code generator).





#### *Description* The Integer Multiply-Add instruction performs a fused multiply and add operation on unsigned 64 bit integer values residing in floating-point registers.

FPMADDX performs an unsigned integer multiplication of the 64-bit floating-point registers  $F<sub>D</sub>[rs1]$ and  $F<sub>D</sub>[rs2]$ , adds the resulting product to the unsigned integer value from  $F<sub>D</sub>[rs3]$ , then writes the *least* significant 8 bytes of the result into  $F<sub>D</sub>[rd]$ .

FPMADDXHI performs an unsigned integer multiplication of the 64-bit floating-point registers  $F<sub>D</sub>[rs1]$  and  $F<sub>D</sub>[rs2]$ , adds the resulting product to the unsigned integer value from  $F<sub>D</sub>[rs3]$ , then writes the *most* significant 8 bytes of the result into  $F<sub>D</sub>[rd]$ .

FPMADDX and FPMADDXHI do not modify any portion of FSR.

*Exceptions* fp\_disabled

#### **FPMERGE**

### $7.57$   $\rm \overline{vis 4}$  or PSTATE.pef = 0 $\rm FPMERGE$   $\overline{\rm\overline{vis 1}}$





*Description* FPMERGE interleaves eight 8-bit unsigned values in F<sub>S</sub>[rs1] and F<sub>S</sub>[rs2] to produce a 64-bit value in the destination register  $F<sub>D</sub>[rd]$ . This instruction converts from packed to planar representation when it is applied twice in succession; for example, R1G1B1A1,R3G3B3A3 → R1R3G1G3A1A3 → R1R2R3R4G1G2G3G4.

> FPMERGE also converts from planar to packed when it is applied twice in succession; for example,  $R1R2R3R4,B1B2B3B4 \rightarrow R1B1R2B2R3B3R4B4 \rightarrow R1G1B1A1R2G2B2A2.$

[FIGURE 7-32](#page-221-0) illustrates the operation.



<span id="page-221-0"></span>**FIGURE 7-32** FPMERGE Operation

fpmerge %f0, %f2, %d4  $f$ pmerge  $$f1$ , fpmerge %f4, %f6, %d0<br>fpmerge %f5, %f7, %d2 fpmerge  $$f5, $f7,$ !R1 G1 B1 A1 R2 G2 B2 A2 !R3 G3 B3 A3 R4 G4 B4 A4 } *packed representation* !R1 R3 G1 G3 B1 B3 A1 A3 !R2 R4 G2 G4 B2 B4 A2 A4 } *intermediate* !R1 R2 R3 R4 G1 G2 G3 G4 !B1 B2 B3 B4 A1 A2 A3 A4 } *planar representation* %d0  $8d2$ fpmerge %f0, %f2, %d4<br>fpmerge %f1, %f3, %d6 fpmerge %f1, %f3, %d6 fpmerge %f4, %f6, %d0<br>fpmerge %f5, %f7, %d2 fpmerge  $$f5, $f7,$ !R1 B1 R2 B2 R3 B3 R4 B4 !G1 A1 G2 A2 G3 A3 G4 A4 } *intermediate* !R1 G1 B1 A1 R2 G2 B2 A2 !R3 G3 B3 A3 R4 G4 B4 A4 } *packed representation*

#### **CODE EXAMPLE 7-3** FPMERGE example

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FPMERGE instruction causes an fp\_disabled exception.

*Exceptions* fp\_disabled

П

*See Also* [FPACK on page 192](#page-207-0) [FEXPAND on page 160](#page-175-0)

### <span id="page-222-0"></span> $7.58$   $\rm \overline{vis 4}$  or PSTATE.pef = 0 $\rm {Partitioned~Subtract}$

The FPSUB64 instruction is new and not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The 64-bit versions of these instructions perform partitioned integer subtracttion of four 16-bit (FPSUB16), two 32-bit (FPSUB32) values, or one 64-bit value (FPSUB64) value in  $F<sub>D</sub>[rs2]$  from corresponding value(s) in  $F_D[rs1]$ . The result value(s) are written to the destination register,  $F_D[rd]$ .

> The 32-bit versions of these instructions perform partitioned integer subtraction of two 16-bit values (FPSUB16s) or one 32-bit value (FPSUB32s) in  $F_S[rs2]$  from the corresponding value(s) in  $F_S[rs1]$ . The result(s) are written to  $F_S[rd]$ .

Any borrow out from each subtraction is discarded and a 2's-complement arithmetic result is produced.



**FIGURE 7-33** FPSUB16 Operation





**FIGURE 7-37** FPSUB32s Operation

#### **FPSUB**

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FPSUB instruction causes an fp\_disabled exception.

- *Exceptions* fp\_disabled
- *See Also [Partitioned Add](#page-211-0)* on page 196 *[Partitioned Subtract with Saturation](#page-225-0)* on page 210

#### **FPSUBS**

### <span id="page-225-0"></span>**17.59** Partitioned Subtract with Saturation

The FPSUBS instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The 64-bit versions of these instructions perform partitioned integer subtraction with saturation of four 16-bit (FPSUBS16), or two 32-bit (FPSUBS32) values in  $F<sub>D</sub>[rs2]$  from the corresponding values in  $F_D$ [rs1]. The result values are written to the destination register,  $F_D$ [rd].

> The 32-bit versions of these instructions (FPSUBS16s and FPSUBS32s) perform partitioned integer subtraction of two 16-bit or one 32-bit value in  $F_S[rs2]$  from corresponding values in  $F_S[rs1]$ . The result values are written to  $F_S[rd]$ .

These instructions clip (saturate) overflow results, as indicated in TABLE 7-12.

**TABLE 7-12** Clipping Values for FPSUBS instructions



#### **FPSUBS**



**FIGURE 7-38** FPSUBS16 Operation



**FIGURE 7-39** FPSUBS32 Operation



**FIGURE 7-40** FPSUBS16s Operation

#### **FPSUBS**



**FIGURE 7-41** FPSUBS32s Operation

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FPSUBS instruction causes an fp\_disabled exception.

*Exceptions* fp\_disabled

*See Also [Partitioned Add with Saturation](#page-214-0)* on page 199 *or* PSTATE*.*pef *[= 0Partitioned Subtract](#page-222-0)* on page 207

#### **F Register 1-operand Logical Ops**

### <span id="page-228-0"></span>7.60 F Register Logical Operate (1 operand) VIS1



† this assembly-language instruction mnemonic is also accepted without a trailing "d", for backward compatibility



*Description* FZEROd and FONEd fill the 64-bit destination register, F<sub>D</sub>[rd], with all '0' bits or all '1' bits (respectively).

> FZEROs and FONEs fill the 32-bit destination register,  $F_D[rd]$ , with all '0' bits or all '1' bits (respectively.

An attempt to execute an FZERO or FONE instruction when instruction bits 18:14 or bits 4:0 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FZERO or FONE instruction causes an fp\_disabled exception.

- *Exceptions* illegal\_instruction fp\_disabled
- *See Also* F Register 2-operand Logical Operations on [page 214](#page-229-0) F Register 3-operand Logical Operations on [page 215](#page-230-0)

### <span id="page-229-0"></span>7.61 F Register Logical Operate (2 operand) VIS1



† this assembly-language instruction mnemonic is also accepted without a trailing "d", for backward compatibility



*Description* The standard 64-bit versions of these instructions perform one of four 64-bit logical operations on the data from the 64-bit floating-point source register  $F_D[rs1]$  (or  $F_D[rs2]$ ) and store the result in the 64-bit floating-point destination register  $F<sub>D</sub>[rd]$ .

> The 32-bit (single-precision) versions of these instructions perform 32-bit logical operations on  $F_S[rs1]$ (or  $F_S[rs2]$ ) and store the result in  $F_S[rd]$ .

> An attempt to execute an FSRC1 or FNOT1 instruction when instruction bits 4:0 are nonzero causes an  $illegal_instruction exception$ . An attempt to execute an  $FSRC2(s)$  or  $FNOT2(s)$  instruction when instruction bits 18:14 are nonzero causes an *illegal\_instruction* exception.

If the FPU is not enabled (FPRS.fef  $= 0$  or PSTATE.pef  $= 0$ ) or if no FPU is present, an attempt to execute an FSRC1<s $\vert d$ >, FNOT1<s $\vert d$ >, FSRC1<s $\vert d$ >, or FNOT1<s $\vert d$ > instruction causes an fp\_disabled exception.

**Programming** | FSRC1s (FSRC1d) and FSRC2s (FSRC2d) function similarly to **Note** FMOVs (FMOVd), except that the FSRC\* instructions do not modify the FSR register while FMOVs (FMOVd) update some fields of FSR (see *[Floating-Point Move](#page-189-0)* on page 174). If a 64-bit floating-point register-to-register copy is desired and simultaneous modification of FSR is not required, use of FSRC2d

is strongly recommended over FMOVd. FSRC2d is at least as fast as, and on many implementations much faster than, FMOVd and FSRC1d.

- *Exceptions* illegal\_instruction fp\_disabled
- *See Also [Floating-Point Move](#page-189-0)* on page 174 F Register 1-operand Logical Operations on [page 213](#page-228-0) F Register 3-operand Logical Operations on [page 215](#page-230-0)

#### **F Register 3-operand Logical Ops**

### <span id="page-230-0"></span>7.62 F Register Logical Operate (3 operand) VIS1



† this assembly-language instruction mnemonic is also accepted without a trailing "d", for backward compatibility



*Description* The standard 64-bit versions of these instructions perform one of ten 64-bit logical operations between the 64-bit floating-point registers  $F_D$ [rs1] and  $F_D$ [rs2]. The result is stored in the 64-bit floating-point destination register  $F_D[rd]$ .

> The 32-bit (single-precision) versions of these instructions perform 32-bit logical operations between  $F_S[rs1]$  and  $F_S[rs2]$ , storing the result in  $F_S[rd]$ .

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute any 3-operand F Register Logical Operate instruction causes an fp\_disabled exception.

*Exceptions* fp\_disabled



### 7.63 Partitioned Shift <u>ws3</u>

The Partitioned Shift instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementationaware runtime code generator).





*Description* These operations shift data in each partition in F<sub>D</sub>[rs1] register according to the least significant bits of each corresponding partition in  $F_D$ [rs2]. 32-bit shift instructions use 5 bits in each of the two partitions in  $F<sub>D</sub>[rs2]$  to specify the shift amount. 16-bit shift instructions use 4 bits in each of the 4 partitions in  $F_D$ [rs2] to specify the shift amount.



**FIGURE 7-42** FSLL16 Operation

#### **FSLL / FSRL / FSRA**



**FIGURE 7-43** FSLL32 Operation

Shift right arithmetic and shift left arithmetic with saturation treat their first operand as a signed value. For FSLAS{16,32}, if a value opposite to the original sign is shifted through the sign position, the overflow result is clipped to the appropriate (same as the original sign) maximum positive or negative number representable by 16 (or 32) bits. Thus, the saturation values are  $2^{15} - 1$  and  $-2^{15}$  for 16-bit partitioned saturating shifts and  $2^{31}$  –1 and – $2^{31}$  for 32-bit partitioned saturating shifts.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute any partitioned shift instruction causes an fp\_disabled exception.

*Exceptions* fp\_disabled

## 7.64 Floating-Point Square Root





*Description* These SPARC V9 instructions generate the square root of the floating-point operand in the floatingpoint register(s) specified by the rs2 field and place the result in the destination floating-point register(s) specified by the rd field. Rounding is performed as specified by FSR.rd.

> **Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute an FSQRTq instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

An attempt to execute an FSQRT instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an FSQRT instruction causes an fp\_disabled exception.

An attempt to execute an FSQRTq instruction when  $rs2\{1\} \neq 0$  or  $rd\{1\} \neq 0$  causes an  $fp\_exception\_other$  (FSR.ftt = invalid\_fp\_register) exception.

An fp\_exception\_other (with FSR.ftt = unfinished\_FPop) can occur if the operand to the square root is positive and subnormal. See *FSR\_floating-point\_trap\_type (*ftt*)* on page 55 for additional details.

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.

*Exceptions* illegal\_instruction

fp\_disabled  $fp\_exception\_other$  (FSR.ftt = invalid\_fp\_register (FSQRTq only)) fp\_exception\_other (FSR.ftt = unfinished\_FPop) fp\_exception\_ieee\_754 (IEEE\_754\_exception (NV, NX))

#### **F<s|d|q>TOi**

## 7.65 Convert Floating-Point to Integer





#### *Description* FsTOx, FdTOx, and FqTOx convert the floating-point operand in the floating-point register(s) specified by rs2 to a 64-bit integer in the floating-point register  $F<sub>D</sub>[rd]$ .

FsTOi, FdTOi, and FqTOi convert the floating-point operand in the floating-point register(s) specified by rs2 to a 32-bit integer in the floating-point register  $F_S[rd]$ .

The result is always rounded toward zero; that is, the rounding direction (rd) field of the FSR register is ignored.

> **Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute a FqTOx or FqTOi instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

An attempt to execute an  $F \le |d|q > TQ \le |x|$  instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an  $F < s \, d \, | \, q > TO < i \, | \, x >$  instruction causes an fp\_disabled exception.

An attempt to execute an FqTOi or FqTOx instruction when  $rs2\{1\} \neq 0$  causes an fp\_exception\_other  $(FSR.fit = invalid_f<sub>p</sub> \n *register*) exception.$ 

If the floating-point operand's value is too large to be converted to an integer of the specified size or is a NaN or infinity, then an fp\_exception\_ieee\_754 "invalid" exception occurs. The value written into the floating-point register(s) specified by rd in these cases is as defined in *[Integer Overflow](#page-382-0) Definition* [on page 367.](#page-382-0)

For more details regarding floating-point exceptions, see Chapter 8.

*Exceptions* illegal\_instruction

fp\_disabled

 $fp$  exception\_other (FSR.ftt = invalid\_fp\_register (FqTOx and FqTOi only)) fp\_exception\_other (FSR.ftt = unfinished\_FPop) fp\_exception\_ieee\_754 (NV, NX)

#### **F<s|d|q>TO<s|d|q>**

### 7.66 Convert Between Floating-Point Formats





*Description* These instructions convert the floating-point operand in the floating-point register(s) specified by rs2 to a floating-point number in the destination format. They write the result into the floating-point register(s) specified by rd.

The value of FSR.rd determines how rounding is performed by these instructions.

**Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute a FsTOq, FdTOq, FqTOs, or FqTOd instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

An attempt to execute an  $F \le |d|q > TO \le |d|q>$  instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an  $F < s \, d \, q > TO < s \, d \, q >$  instruction causes an fp\_disabled exception.

An attempt to execute an FsTOq or FdTOq instruction when  $rd\{1\} \neq 0$  causes an fp\_exception\_other (FSR.ftt = invalid\_fp\_register) exception. An attempt to execute an FqTOs orFqTOd instruction when rs2{1}  $\neq$  0 causes an fp\_exception\_other (FSR.ftt = invalid\_fp\_register) exception.

FqTOd, FqTOs, and FdTOs (the "narrowing" conversion instructions) can cause fp\_exception\_ieee\_754 OF, UF, and NX exceptions. FdTOq, FsTOq, and FsTOd (the "widening" conversion instructions) cannot.

Any of these six instructions can trigger an fp\_exception\_ieee\_754 NV exception if the source operand is a signalling NaN.

> **Note** | For FdTOs, and FsTOd, FdTOq, and FqTOd, an fp\_exception\_other with FSR.ftt = unfinished\_FPop can occur if implementation-dependent conditions are detected during the conversion operation.

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.



### **F<s|d|q>TO<s|d|q>**

fp\_exception\_ieee\_754 (NV)  $f_{\text{P}}$  exception\_ieee\_754 (OF, UF, NX (FqTOd, FqTOs, and FdTOs))

# 7.67 Floating-Point Subtract





*Description* The floating-point subtract instructions subtract the floating-point register(s) specified by the rs2 field from the floating-point register(s) specified by the rs1 field. The instructions then write the difference into the floating-point register(s) specified by the rd field.

Rounding is performed as specified by FSR.rd.

**Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute a FSUBq instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

If the FPU is not enabled (FPRS.fef = 0 or PSTATE.pef = 0) or if no FPU is present, an attempt to execute an FSUB instruction causes an fp\_disabled exception.

An attempt to execute an FSUBq instruction when (rs1{1}  $\neq$  0) or (rs2{1}  $\neq$  0) or (rd{1:0}  $\neq$  0) causes an  $fp\_exception\_other$  (FSR.ftt = invalid\_fp\_register) exception.

> **Note** | An fp\_exception\_other with FSR.ftt = unfinished\_FPop can occur if the operation detects unusual, implementation-specific conditions (for FSUBs or FSUBd).

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.



*See Also* FMAf on [page 170](#page-185-0)

## 7.68 Convert 64-bit Integer to Floating Point





*Description* FxTOs, FxTOd, and FxTOq convert the 64-bit signed integer operand in the floating-point register  $F<sub>D</sub>[rs2]$  into a floating-point number in the destination format.

All write their result into the floating-point register(s) specified by rd.

The value of FSR.rd determines how rounding is performed by FxTOs and FxTOd.

**Note** | Oracle SPARC Architecture 2011 processors do not implement in hardware instructions that refer to quad-precision floating-point registers. An attempt to execute a FxTOq instruction causes an illegal\_instruction exception, allowing privileged software to emulate the instruction.

An attempt to execute an  $FxTO\leqslant d|q\rangle$  instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an  $FxTO$  instruction causes an  $fp\_d$ isabled exception.

An attempt to execute an FxTOq instruction when  $rd\{1\} \neq 0$  causes an fp\_exception\_other (FSR.ftt = invalid\_fp\_register) exception.

For more details regarding floating-point exceptions, see Chapter 8, *[IEEE Std 754-1985 Requirements for](#page-380-0) [Oracle SPARC Architecture 2011](#page-380-0)*.

*Exceptions* illegal\_instruction fp\_disabled  $fp$  exception other (FSR.ftt = invalid  $fp$  register (FxTOq)) fp\_exception\_ieee\_754 (NX (FxTOs and FxTOd only))

## 7.69 Illegal Instruction Trap





*Description* The ILLTRAP instruction causes an illegal\_instruction exception. The const22 value in the instruction is ignored by the virtual processor; specifically, this field is *not* reserved by the architecture for any future use.

> **V9 Compatibility** | Except for its name, this instruction is identical to the SPARC V8 **Note** UNIMP instruction.

An attempt to execute an ILLTRAP instruction when reserved instruction bits 29:25 are nonzero (also) causes an illegal\_instruction exception. However, software should not rely on this behavior, because a future version of the architecture may use nonzero values of bits 29:25 to encode other functions.

*Exceptions* illegal\_instruction

#### **INVALW**

## 7.70 Mark Register Window Sets as "Invalid"





*Description* The INVALW instruction marks all register window sets as "invalid"; specifically, it atomically performs the following operations:

> $CANSAVE \leftarrow (N\_REG\_WINDOWS - 2)$ CANRESTORE  $\leftarrow 0$ OTHERWIN  $\leftarrow 0$

**Programming** INVALW marks all windows as invalid; after executing INVALW, **Notes** | N\_REG\_WINDOWS-2 SAVEs can be performed without generating a spill trap.

An attempt to execute an INVALW instruction when instruction bits 18:0 are nonzero causes an illegal\_instruction exception.

An attempt to execute an INVALW instruction in nonprivileged mode (PSTATE.priv = 0) causes a privileged\_opcode exception.

- *Exceptions* illegal\_instruction privileged\_opcode
- *See Also* ALLCLEAN on [page 115](#page-130-0) NORMALW on [page 280](#page-295-0) OTHERW on [page 282](#page-297-0) [RESTORED on page 302](#page-317-0) [SAVED on page 309](#page-324-0)

# 7.71 Jump and Link





*Description* The JMPL instruction causes a register-indirect delayed control transfer to the address given by "R[rs1] + R[rs2]" if  $i = 0$ , or "R[rs1] + sign\_ext (simm13)" if  $i = 1$ .

> The JMPL instruction copies the PC, which contains the address of the JMPL instruction, into register R[rd].

An attempt to execute a JMPL instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

If either of the low-order two bits of the jump address is nonzero, a mem\_address\_not\_aligned exception occurs.

**Programming** | A JMPL instruction with rd = 15 functions as a register-indirect **Notes** | call using the standard link register.

> JMPL with  $rd = 0$  can be used to return from a subroutine. The typical return address is " $r[31] + 8$ " if a nonleaf routine (one that uses the SAVE instruction) is entered by a CALL instruction, or  $R[15] + 8$ " if a leaf routine (one that does not use the SAVE instruction) is entered by a CALL instruction or by a JMPL instruction with rd = 15.

If the Trap on Control Transfer feature is implemented (impl. dep.  $\#450$ -S20) and PSTATE.tct = 1, then JMPL generates a control\_transfer\_instruction exception instead of causing a control transfer. When a control\_transfer\_instruction trap occurs, PC (the address of the JMPL instruction) is stored in TPC[TL] and the value of NPC from before the JMPL was executed is stored in TNPC[TL].

When  $PSTATE(am = 1$ , the more-significant 32 bits of the target instruction address are masked out (set to 0) before being sent to the memory system or being written into  $R[rd]$  (or, if a control\_transfer\_instruction trap occurs, into TPC[TL]). (closed impl. dep. #125-V9-Cs10)

*Exceptions* illegal\_instruction mem\_address\_not\_aligned control\_transfer\_instruction (impl. dep. #450-S20)

*See Also* CALL on [page 127](#page-142-0) Bicc on [page 120](#page-135-0) BPCC on [page 125](#page-140-0)

# <span id="page-242-0"></span>7.72 Load Integer



† *synonym:* ld



*Description* The load integer instructions copy a byte, a halfword, a word, or an extended word from memory. All copy the fetched value into R[rd]. A fetched byte, halfword, or word is right-justified in the destination register R[rd]; it is either sign-extended or zero-filled on the left, depending on whether the opcode specifies a signed or unsigned operation, respectively.

> Load integer instructions access memory using the implicit ASI (see [page 81](#page-96-0)). The effective address is "R[rs1] + R[rs2]" if  $i = 0$ , or "R[rs1] + sign\_ext(simm13)" if  $i = 1$ .

A successful load (notably, load extended) instruction operates atomically.

An attempt to execute a load integer instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

Any of the following conditions cause a mem\_address\_not\_aligned exception:

- an attempt to execute LDUH or LDSH when the effective address is not halfword-aligned
- an attempt to execute LDUW or LDSW when the effective address is not word-aligned
- an attempt to execute LDX when the effective address is not doubleword-aligned

**V8 Compatibility** | The SPARC V8 LD instruction was renamed LDUW in the SPARC **Note** V9 architecture. The LDSW instruction was new in the SPARC V9 architecture.

A load integer twin word (LDTW) instruction exists, but is deprecated; see *[Load Integer Twin Word](#page-259-0)* on [page 244](#page-259-0) for details.

*Exceptions* illegal\_instruction mem\_address\_not\_aligned (all except LDSB, LDUB) VA\_watchpoint DAE\_privilege\_violation DAE\_nfo\_page

### 7.73 Load Integer from Alternate Space



† *synonym:* lda



*Description* The load integer from alternate space instructions copy a byte, a halfword, a word, or an extended word from memory. All copy the fetched value into R[rd]. A fetched byte, halfword, or word is rightjustified in the destination register R[rd]; it is either sign-extended or zero-filled on the left, depending on whether the opcode specifies a signed or unsigned operation, respectively.

> The load integer from alternate space instructions contain the address space identifier (ASI) to be used for the load in the imm\_asi field if  $i = 0$ , or in the ASI register if  $i = 1$ . The effective address for these instructions is " $R[rs1] + R[rs2]$ " if  $i = 0$ , or " $R[rs1] + sign\_ext(simm13)$ " if  $i = 1$ .

A successful load (notably, load extended) instruction operates atomically.

A load integer twin word from alternate space (LDTWA) instruction exists, but is deprecated; see *[Load](#page-261-0) [Integer Twin Word from Alternate Space](#page-261-0)* on page 246 for details.

Any of the following conditions cause a mem\_address\_not\_aligned exception:

- an attempt to execute LDUHA or LDSHA when the effective address is not halfword-aligned
- an attempt to execute LDUWA or LDSWA when the effective address is not word-aligned
- an attempt to execute LDXA when the effective address is not doubleword-aligned

In nonprivileged mode (PSTATE.priv = 0), if bit 7 of the ASI is 0, these instructions cause a *privileged\_action* exception. In privileged mode (PSTATE.priv = 1), if the ASI is in the range  $30_{16}$  to  $7F_{16}$ , these instructions cause a *privileged\_action* exception.

п

LDSBA, LDSHA, LDSWA, LDUBA, LDUHA, and LDUWA can be used with any of the following ASIs, subject to the privilege mode rules described for the privileged\_action exception above. Use of any other ASI with these instructions causes a DAE\_invalid\_asi exception.



LDXA can be used with any ASI (including, but not limited to, the above two lists), unless it either (a) violates the privilege mode rules described for the privileged\_action exception above or (b) is used with any of the following ASIs, which causes a DAE\_invalid\_asi exception.



П

*See Also* LD on [page 227](#page-242-0) STA on [page 320](#page-335-0)

DAE\_side\_effect\_page

### <span id="page-245-0"></span>7.74 Block Load <u>vis 1</u>

The LDBLOCKF instructions are deprecated and should not be used in new software. A sequence of LDDF instructions should be used instead.

The LDBLOCKF instruction is intended to be a processor-specific instruction, which may or may not be implemented in future Oracle SPARC Architecture implementations. Therefore, it currently should only be used in platformspecific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* A block load (LDBLOCKF) instruction uses one of several special block-transfer ASIs. Block transfer ASIs allow block loads to be performed accessing the same address space as normal loads. Littleendian ASIs (those with an 'L' suffix) access data in little-endian format; otherwise, the access is assumed to be big-endian. Byte swapping is performed separately for each of the eight 64-bit (doubleprecision) F registers used by the instruction.

> A block load instruction loads 64 bytes of data from a 64-byte aligned memory area into the eight double-precision floating-point registers specified by rd. The lowest-addressed eight bytes in memory are loaded into the lowest-numbered 64-bit (double-precision) destination F register.

A block load only guarantees atomicity for each 64-bit (8-byte) portion of the 64 bytes it accesses.

**Programming** | The block load instruction, LDBLOCKF<sup>D</sup>, and its companion, **Note**

STBLOCKF<sup>D</sup>, were originally defined to provide a fast

mechanism for block-copy operations. However, in modern

implementations they are rarely much faster than a sequence of regular loads and stores, so are now deprecated.

#### **LDBLOCKF**

**Programming** | LDBLOCKF<sup>D</sup> is intended to be a processor-specific instruction **Note** (see the warning at the top of [page 230](#page-245-0)). If LDBLOCKF<sup>D</sup> *must* be used in software intended to be portable across current and previous processor implementations, then it must be coded to work in the face of any implementation variation that is permitted by implementation dependency #410-S10, described below.

**IMPL. DEP. #410-S10**: The following aspects of the behavior of block load (LDBLOCKF) instructions are implementation dependent:

- What memory ordering model is used by LDBLOCKF<sup>D</sup> (LDBLOCKF<sup>D</sup> is not required to follow TSO memory ordering)
- Whether LDBLOCKF<sup>D</sup> follows memory ordering with respect to stores (including block stores), including whether the virtual processor detects read-after-write and write-after-read hazards to overlapping addresses
- Whether LDBLOCKF<sup>D</sup> appears to execute out of order, or follow LoadLoad ordering (with respect to older loads, younger loads, and other LDBLOCKFs)
- Whether LDBLOCKF<sup>D</sup> follows register-dependency interlocks, as do ordinary load instructions
- Whether  $VA$ <sub>-</sub>watchpoint exceptions are recognized on accesses to all 64 bytes of a LDBLOCKF<sup>D</sup> (the recommended behavior), or only on the first eight bytes
- Whether the MMU ignores the side-effect bit ( $\overline{TTE.e}$ ) for LDBLOCKF<sup>D</sup> accesses

**Programming** | If ordering with respect to earlier stores is important (for **Note** example, a block load that overlaps a previous store) and readafter-write hazards are not detected, there must be a MEMBAR #StoreLoad instruction between earlier stores and a block load.

> If ordering with respect to later stores is important, there must be a MEMBAR #LoadStore instruction between a block load and subsequent stores.

If LoadLoad ordering with respect to older or younger loads or other block load instructions is important and is not provided by an implementation, an intervening MEMBAR #LoadLoad is required.

For further restrictions on the behavior of the block load instruction, see implementation-specific processor documentation.

**Implementation** | In all Oracle SPARC Architecture implementations, the MMU **Note** ignores the side-effect bit (TTE.e) for LDBLOCKF<sup>D</sup> accesses (impl. dep. #410-S10).

**Exceptions.** An illegal\_instruction exception occurs if LDBLOCKF's floating-point destination registers are not aligned on an eight-double-precision register boundary.

If the FPU is not enabled (FPRS.fef = 0 or PSTATE.pef = 0) or if no FPU is present, an attempt to execute an LDBLOCKF<sup>D</sup> instruction causes an fp\_disabled exception.

If the least significant 6 bits of the effective memory address in an LDBLOCKF<sup>D</sup> instruction are nonzero, a mem\_address\_not\_aligned exception occurs.

In nonprivileged mode (PSTATE.priv = 0), if bit 7 of the ASI is 0 (ASIs  $16_{16}$ ,  $17_{16}$ ,  $1E_{16}$ , and  $1F_{16}$ ), LDBLOCKF<sup>D</sup> causes a *privileged\_action* exception.

An access caused by LDBLOCKF<sup>D</sup> may trigger a VA\_watchpoint exception (impl. dep. #410-S10).

An attempted access by an LDBLOCKF<sup>D</sup> instruction to noncacheable memory causes an a DAE\_nc\_page exception.

#### **LDBLOCKF**

#### **Implementation** | LDBLOCKF<sup>D</sup> shares an opcode with LDDFA and LDSHORTF; **Note** | they are distinguished by the ASI used.

- *Exceptions* illegal\_instruction fp\_disabled mem\_address\_not\_aligned privileged\_action VA\_watchpoint (impl. dep. #410-S10) DAE\_privilege\_violation DAE\_nc\_page
- *See Also* LDDF on [page 233](#page-248-0) STBLOCKF<sup>D</sup> on [page 322](#page-337-0)

П

#### **LDF / LDDF / LDQF**

# <span id="page-248-0"></span>7.75 Load Floating-Point Register



‡ Encoded floating-point register value, as described on page 51.

П



*Description* The load single floating-point instruction (LDF) copies a word from memory into 32-bit floating-point destination register  $F_S[rd]$ .

> The load doubleword floating-point instruction (LDDF) copies a word-aligned doubleword from memory into a 64-bit floating-point destination register,  $F<sub>D</sub>[rd]$ . The unit of atomicity for LDDF is 4 bytes (one word).

The load quad floating-point instruction (LDQF) copies a word-aligned quadword from memory into a 128-bit floating-point destination register,  $F_Q$ [rd]. The unit of atomicity for LDQF is 4 bytes (one word).

These load floating-point instructions access memory using the implicit ASI (see [page 81](#page-96-0)).

If  $i = 0$ , the effective address for these instructions is "R[rs1] + R[rs2]" and if  $i = 1$ , the effective address is "R[rs1] + **sign\_ext**(simm13)".

**Exceptions.** An attempt to execute an LDF, LDDF, or LDQF instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef = 0 or PSTATE.pef = 0) or if no FPU is present, an attempt to execute an LDF, LDDF, or LDQF instruction causes an  $fp\_disabled$  exception.

Any of the following conditions cause an exception:

- an attempt to execute LDF, LDDF, or LDQF when the effective address is not word-aligned causes a mem\_address\_not\_aligned exception
- an attempt to execute LDDF when the effective address is word-aligned but not doublewordaligned causes an LDDF\_mem\_address\_not\_aligned exception. In this case, trap handler software must emulate the LDDF instruction and return ((impl. dep. #109-V9-Cs10(a))).
- an attempt to execute LDQF when the effective address is word-aligned but not quadword-aligned causes an LDQF\_mem\_address\_not\_aligned exception. In this case, trap handler software must emulate the LDQF instruction and return (impl. dep. #111-V9-Cs10(a)).
	- **Programming** | Some compilers issued sequences of single-precision loads for **Note** SPARC V8 processor targets when the compiler could not determine whether doubleword or quadword operands were properly aligned. For SPARC V9 processors, since emulation of misaligned loads is expected to be fast, compilers should issue sets of single-precision loads only when they can determine that doubleword or quadword operands are *not* properly aligned.

#### **LDF / LDDF / LDQF**

An attempt to execute an LDQF instruction when  $rd\{1\} \neq 0$  causes an fp\_exception\_other (FSR.ftt = invalid\_fp\_register) exception.

**Implementation** | Since Oracle SPARC Architecture 2011 processors do not **Note** implement in hardware instructions (including LDQF) that refer to quad-precision floating-point registers, the LDQF\_mem\_address\_not\_aligned and fp\_exception\_other (with FSR.ftt = invalid\_fp\_register) exceptions do not occur in hardware. However, their effects must be emulated by software when the instruction causes an *illegal\_instruction* exception and subsequent trap.

**Destination Register(s) when Exception Occurs.** If a load floating-point instruction generates an exception that causes a *precise* trap, the destination floating-point register(s) remain unchanged.

**IMPL. DEP. #44-V8-Cs10(a)(1):** If a load floating-point instruction generates an exception that causes a *non-precise* trap, the contents of the destination floating-point register(s) remain unchanged or are undefined.

*Exceptions* illegal\_instruction

fp\_disabled LDDF\_mem\_address\_not\_aligned LDQF\_mem\_address\_not\_aligned (not used in Oracle SPARC Architecture 2011) mem\_address\_not\_aligned fp\_exception\_other (FSR.ftt = invalid\_fp\_register (LDQF only)) VA\_watchpoint DAE\_privilege\_violation DAE\_nfo\_page

*See Also [Load Floating-Point from Alternate Space](#page-250-0)* on page 235 *[Load Floating-Point State Register \(Lower\)](#page-253-0)* on page 238 *[Store Floating-Point](#page-340-0)* on page 325

## <span id="page-250-0"></span>7.76 Load Floating-Point from Alternate Space



‡ Encoded floating-point register value, as described in *Floating-Point Register Number Encoding* on page 51.



*Description* The load single floating-point from alternate space instruction (LDFA) copies a word from memory into 32-bit floating-point destination register  $F_S[rd]$ .

> The load double floating-point from alternate space instruction (LDDFA) copies a word-aligned doubleword from memory into a 64-bit floating-point destination register,  $F_D$ [rd]. The unit of atomicity for LDDFA is 4 bytes (one word).

The load quad floating-point from alternate space instruction (LDQFA) copies a word-aligned quadword from memory into a 128-bit floating-point destination register,  $F_{\Omega}$ [rd]. The unit of atomicity for LDQFA is 4 bytes (one word).

If  $i = 0$ , these instructions contain the address space identifier (ASI) to be used for the load in the imm\_asi field and the effective address for the instruction is "R[rs1] + R[rs2]". If  $i = 1$ , the ASI to be used is contained in the ASI register and the effective address for the instruction is  $"R[rs1] + sign\_ext(simm13)"$ .

**Exceptions.** If the FPU is not enabled (FPRS.fef  $= 0$  or PSTATE.pef  $= 0$ ) or if no FPU is present, an attempt to execute an LDFA, LDDFA, or LDQFA instruction causes an fp\_disabled exception.

**V9 Compatibility** LDFA, LDDFA, and LDQFA cause a privileged\_action exception **Note** if PSTATE.priv = 0 and bit 7 of the ASI is 0.

Any of the following conditions cause an exception:

- an attempt to execute LDFA, LDDFA, or LDQFA when the effective address is not word-aligned causes a mem\_address\_not\_aligned exception
- an attempt to execute LDDFA when the effective address is word-aligned but not doublewordaligned causes an *LDDF\_mem\_address\_not\_aligned* exception. In this case, trap handler software must emulate the LDDFA instruction and return ((impl. dep. #109-V9-Cs10(a))).
- an attempt to execute LDQFA when the effective address is word-aligned but not quadwordaligned causes an LDQF\_mem\_address\_not\_aligned exception. In this case, trap handler software must emulate the LDQFA instruction and return (impl. dep. #111-V9-Cs10(a)).

An attempt to execute an LDQFA instruction when  $rd\{1\} \neq 0$  causes an fp\_exception\_other (with FSR.ftt = invalid\_fp\_register) exception.

#### **LDFA / LDDFA / LDQFA**

**Implementation Note** Since Oracle SPARC Architecture 2011 processors do not implement in hardware instructions (including LDQFA) that refer to quad-precision floating-point registers, the LDQF\_mem\_address\_not\_aligned and fp\_exception\_other (with FSR.ftt = invalid\_fp\_register) exceptions do not occur in hardware. However, their effects must be emulated by software when the instruction causes an *illegal\_instruction* exception and subsequent trap.

**Programming** | Some compilers issued sequences of single-precision loads for **Note** SPARC V8 processor targets when the compiler could not determine whether doubleword or quadword operands were properly aligned. For SPARC V9 processors, since emulation of misaligned loads is expected to be fast, compilers should issue sets of single-precision loads only when they can determine that d[oubleword or quadw](#page-245-0)ord operands are *not* properly aligned.

In nonprivileged mode (PSTATE.priv = 0), if bit 7 of the ASI is 0, this instruction causes a privileged\_action exception. In privileged mode (PSTATE.priv = 1), if the ASI is in the range  $30_{16}$  to  $7F_{16}$ , this instruction causes a *[privileged\\_action](#page-255-0)* exception.

LDFA and LDQFA can be used with any of the following ASIs, subject to the privilege mode rules described for the privileged\_action exception above. Use of any other ASI with these instructions causes a DAE\_invalid\_asi exception.



LDDFA can be used with any of the following ASIs, subject to the privilege mode rules described for the *privileged\_action* exception above. Use of any other ASI with the LDDFA instruction causes a DAE\_invalid\_asi exception.



**Behavior with Block-Store-with-Commit ASIs.** ASIs E0<sub>16</sub> and E1<sub>16</sub> are only defined for use in Block Store with Commit operations (see [page 322\)](#page-337-0). Neither ASI  $E0_{16}$  nor  $E1_{16}$  should be used with LDDFA; however, if it *is* used, the LDDFA behaves as follows:
### **LDFA / LDDFA / LDQFA**

- 1. If an LDDFA opcode is used with an ASI of  $E0_{16}$  or  $E1_{16}$  and a destination register number rd is specified which is not a multiple of 8 ("misaligned" rd), an Oracle SPARC Architecture 2011 virtual processor generates an illegal\_instruction exception (impl. dep. #255-U3-Cs10).
- 2. **IMPL. DEP.** #256-U3: If an LDDFA opcode is used with an ASI of  $E0_{16}$  or  $E1_{16}$  and a memory address is specified with less than 64-byte alignment, the virtual processor generates an exception. It is implementation dependent whether the exception generated is DAE\_invalid\_asi, mem\_address\_not\_aligned, or LDDF\_mem\_address\_not\_aligned.
- 3. If both rd and the memory address are correctly aligned, a DAE\_invalid\_asi exception occurs.

**Behavior with Partial Store ASIs.** ASIs  $\text{CO}_{16}$ –C5<sub>16</sub> and C8<sub>16</sub>–CD<sub>16</sub> are only defined for use in Partial Store operations (see [page 332\)](#page-347-0). None of them should be used with LDDFA; however, if any of those ASIs *is* used with LDDFA, the LDDFA behaves as follows:

- 1. **IMPL. DEP. #257-U3**: If an LDDFA opcode is used with an ASI of  $\text{C0}_{16}-\text{C5}_{16}$  or  $\text{C8}_{16}-\text{CD}_{16}$  (Partial Store ASIs, which are an illegal combination with LDDFA) and a memory address is specified with less than 8-byte alignment, the virtual processor generates an exception. It is implementation dependent whether the generated exception is a DAE\_invalid\_asi, mem\_address\_not\_aligned, or LDDF\_mem\_address\_not\_aligned exception.
- 2. If the memory address is correctly aligned, the virtual processor generates a DAE\_invalid\_asi.

**Destination Register(s) when Exception Occurs.** If a load floating-point alternate instruction generates an exception that causes a precise trap, the destination floating-point register(s) remain unchanged.

**IMPL. DEP. #44-V8-Cs10(b):** If a load floating-point alternate instruction generates an exception that causes a non-precise trap, it is implementation dependent whether the contents of the destination floating-point register(s) are undefined or are guaranteed to remain unchanged.

**Implementation** | LDDFA shares an opcode with the LDBLOCKF<sup>D</sup> and **Note** LDSHORTF instructions; they are distinguished by the ASI used.

*Exceptions* illegal\_instruction fp\_disabled LDDF\_mem\_address\_not\_aligned LDQF\_mem\_address\_not\_aligned (not generated in Oracle SPARC Architecture 2011) mem\_address\_not\_aligned fp\_exception\_other (FSR.ftt = invalid\_fp\_register (LDQFA only)) privileged\_action VA\_watchpoint DAE\_invalid\_asi DAE\_privilege\_violation DAE\_nfo\_page DAE\_side\_effect\_page

*See Also [Load Floating-Point Register](#page-248-0)* on page 233 *Block Load* [on page 230](#page-245-0) *[Store Short Floating-Point](#page-350-0)* on page 335 *[Store Floating-Point into Alternate Space](#page-342-0)* on page 327

### <span id="page-253-0"></span>7.77 Load Floating-Point State Register (Lower)

The LDFSR instruction is deprecated and should not be used in new software. The LDXFSR instruction should be used instead.





*Description* The Load Floating-point State Register (Lower) instruction (LDFSR) waits for all FPop instructions that have not finished execution to complete and then loads a word from memory into the less significant 32 bits of the FSR. The more-significant 32 bits of FSR are unaffected by LDFSR. LDFSR does not alter the ver, ftt, qne, reserved, or unimplemented (for example, ns) fields of FSR (see [page 42\)](#page-57-0).

> **Programming** | For future compatibility, software should only issue an LDFSR **Note** instruction with a zero value (or a value previously read from the same field) in any reserved field of FSR.

LDFSR accesses memory using the implicit ASI (see [page 81\)](#page-96-0).

An attempt to execute an LDFSR instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef  $= 0$  or PSTATE.pef  $= 0$ ) or if no FPU is present, an attempt to execute an LDFSR instruction causes an fp\_disabled exception.

LDFSR causes a *mem\_address\_not\_aligned* exception if the effective memory address is not wordaligned.

**V8 Compatibility** | The SPARC V9 architecture supports two different instructions **Note** to load the FSR: the (deprecated) SPARC V8 LDFSR instruction is defined to load only the less-significant 32 bits of the FSR, whereas LDXFSR allows SPARC V9 programs to load all 64 bits of the FSR.

**Implementation** LDFSR shares an opcode with the LDXFSR and LDXEFSR **Note** instructions (and possibly with other implementation-dependent instructions); they are differentiated by the instruction rd field. An attempt to execute the  $op = 11<sub>2</sub>$ ,  $op3 = 100001<sub>2</sub>$  opcode with an invalid rd value causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction fp\_disabled mem\_address\_not\_aligned VA\_watchpoint

### **LDFSR (Deprecated)**

DAE\_privilege\_violation DAE\_nfo\_page

#### $\blacksquare$

*See Also [Load Floating-Point Register](#page-248-0)* on page 233 *[Load Floating-Point State Register](#page-266-0)* on page 251 *[Store Floating-Point](#page-340-0)* on page 325

DAE\_invalid\_asi e

### **LDSHORTF**

П

### 7.78 DAE\_invalid\_asie**Load Short Floating-Point** [VIS 1





*Description* Short floating-point load instructions allow an 8- or 16-bit value to be loaded from memory into a 64 bit floating-point register.

> An 8-bit load places the loaded value in the least significant byte of  $F<sub>D</sub>[rd]$  and zeroes in the mostsignificant seven bytes of  $F<sub>D</sub>[rd]$ . An 8-bit LDSHORTF can be performed from an arbitrary byte address.

A 16-bit load places the loaded value in the least significant halfword of  $F<sub>D</sub>[rd]$  and zeroes in the more-significant six bytes of  $F<sub>D</sub>[rd]$ .

Little-endian ASIs transfer data in little-endian format from memory; otherwise, memory is assumed to be in big-endian byte order.



#### **Implementation** | LDSHORTF shares an opcode with the LDBLOCKF<sup>D</sup> and **Note** LDDFA instructions; they are distinguished by the ASI used.

**Exceptions.** If the FPU is not enabled (FPRS.fef  $= 0$  or PSTATE.pef  $= 0$ ) or if no FPU is present, an attempt to execute an LDSHORTF instruction causes an fp\_disabled exception.

An attempt to execute a 16-bit (halfword) LDSHORTF instruction when the effective address is not halfword-aligned causes a mem\_address\_not\_aligned exception.

### **LDSHORTF**

*Exceptions* fp\_disabled mem\_address\_not\_aligned VA\_watchpoint DAE\_privilege\_violation DAE\_nfo\_page

 $\blacksquare$ 

See Also STSHORTF on [page 335](#page-350-0) *[Align Data \(using](#page-166-0)* GSR*.*align*)* on page 151

<span id="page-257-0"></span>

SWAP on [page 343](#page-358-0)

# <span id="page-258-0"></span>7.80 Load-Store Unsigned Byte to Alternate Space





*Description* The load-store unsigned byte into alternate space instruction copies a byte from memory into R[rd], then rewrites the addressed byte in memory to all 1's. The fetched byte is right-justified in the destination register R[rd] and zero-filled on the left.

> The operation is performed atomically, that is, without allowing intervening interrupts or deferred traps. In a multiprocessor system, two or more virtual processors executing LDSTUB, LDSTUBA, CASA, CASXA, SWAP, or SWAPA instructions addressing all or parts of the same doubleword simultaneously are guaranteed to execute them in an undefined, but serial, order.

If  $i = 0$ , LDSTUBA contains the address space identifier (ASI) to be used for the load in the imm\_asi field. If  $i = 1$ , the ASI is found in the ASI register. In nonprivileged mode (PSTATE.priv = 0), if bit 7 of the ASI is 0, this instruction causes a *privileged\_action* exception. In privileged mode (PSTATE.priv = 1), if the ASI is in the range  $30_{16}$  to  $7F_{16}$ , this instruction causes a *privileged\_action* exception.

LDSTUBA can be used with any of the following ASIs, subject to the privilege mode rules described for the privileged\_action exception above. Use of any other ASI with this instruction causes a DAE\_invalid\_asi exception.



П

### 7.81 Load Integer Twin Word

The LDTW instruction is deprecated and should not be used in new software. It is provided only for compatibility with previous versions of the architecture.The LDX instruction should be used instead.



† The original assembly language syntax for this instruction used an "ldd" instruction mnemonic, which is now deprecated. Over time, assemblers will support the new "ldtw" mnemonic for this instruction. In the meantime, some existing assemblers may only recognize the original "ldd" mnemonic.



*Description* The load integer twin word instruction (LDTW) copies two words (with doubleword alignment) from memory into a pair of R registers. The word at the effective memory address is copied into the least significant 32 bits of the even-numbered R register. The word at the effective memory address + 4 is copied into the least significant 32 bits of the following odd-numbered R register. The most significant 32 bits of both the even-numbered and odd-numbered R registers are zero-filled.

> **Note** | Execution of an LDTW instruction with  $\mathsf{rd} = 0$  modifies only R[1].

Load integer twin word instructions access memory using the implicit ASI (see [page 81](#page-96-0)). If  $i = 0$ , the effective address for these instructions is " $R[rs1] + R[rs2]$ " and if i = 1, the effective address is " $R[rs1] + sign\_ext(simm13"$ .

With respect to little endian memory, an LDTW instruction behaves as if it comprises two 32-bit loads, each of which is byte-swapped independently before being written into its respective destination register.

**IMPL. DEP. #107-V9a:** It is implementation dependent whether LDTW is implemented in hardware. If not, an attempt to execute an LDTW instruction will cause an unimplemented\_LDTW exception.

**Programming** LDTW is provided for compatibility with existing SPARC V8 **Note** | software. It may execute slowly on SPARC V9 machines because of data path and register-access difficulties.



The least significant bit of the rd field in an LDTW instruction is unused and should always be set to 0 by software. An attempt to execute an LDTW instruction that refers to a misaligned (odd-numbered) destination register causes an *illegal\_instruction* exception.

An attempt to execute an LDTW instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

If the effective address is not doubleword-aligned, an attempt to execute an LDTW instruction causes a mem\_address\_not\_aligned exception.

## **LDTW (Deprecated)**

A successful LDTW instruction operates atomically.

 $\blacksquare$ 



# <span id="page-261-0"></span>7.82 Load Integer Twin Word from Alternate Space

The LDTWA instruction is deprecated and should not be used in new software. The LDXA instruction should be used instead.



† The original assembly language syntax for this instruction used an "ldda" instruction mnemonic, which is now deprecated. Over time, assemblers will support the new "ldtwa" mnemonic for this instruction. In the meantime, some assemblers may only recognize the original "ldda" mnemonic.

 $\ddagger$  **Y3** for restricted ASIs (00<sub>16</sub>-7F<sub>16</sub>); **D2** for unrestricted ASIs (80<sub>16</sub>-FF<sub>16</sub>)



*Description* The load integer twin word from alternate space instruction (LDTWA) copies two 32-bit words from memory (with doubleword memory alignment) into a pair of R registers. The word at the effective memory address is copied into the least significant 32 bits of the even-numbered R register. The word at the effective memory address + 4 is copied into the least significant 32 bits of the following oddnumbered R register. The most significant 32 bits of both the even-numbered and odd-numbered R registers are zero-filled.

> **Note** Execution of an LDTWA instruction with  $\mathsf{rd} = 0$  modifies only R[1].

If  $i = 0$ , the LDTWA instruction contains the address space identifier (ASI) to be used for the load in its imm\_asi field and the effective address for the instruction is " $R[rs1] + R[rs2]$ ". If i = 1, the ASI to be used is contained in the ASI register and the effective address for the instruction is "R[rs1] + **sign\_ext**(simm13)".

With respect to little endian memory, an LDTWA instruction behaves as if it is composed of two 32 bit loads, each of which is byte-swapped independently before being written into its respective destination register.

**IMPL. DEP. #107-V9b:** It is implementation dependent whether LDTWA is implemented in hardware. If not, an attempt to execute an LDTWA instruction will cause an unimplemented\_LDTW exception so that it can be emulated.



#### **LDTWA (Deprecated)**

Note that the value of TTE.ie is not saved during a trap. Therefore, if it is examined in the emulation trap handler, that should be done as quickly as possible, to minimize the window of time during which the value of TTE.ie could possibly be changed from the value it had at the time of the attempted execution of LDTWA.

#### **SPARC V9** | LDTWA was (inaccurately) named LDDA in the SPARC V8 and **Compatibility** SPARC V9 specifications. **Note**

The least significant bit of the rd field in an LDTWA instruction is unused and should always be set to 0 by software. An attempt to execute an LDTWA instruction that refers to a misaligned (oddnumbered) destination register causes an illegal\_instruction exception.

If the effective address is not doubleword-aligned, an attempt to execute an LDTWA instruction causes a mem\_address\_not\_aligned exception.

A successful LDTWA instruction operates atomically.

LDTWA causes a *mem\_address\_not\_aligned* exception if the address is not doubleword-aligned.

In nonprivileged mode (PSTATE.priv =  $0$ ), if bit 7 of the ASI is 0, these instructions cause a privileged\_action exception. In privileged mode (PSTATE.priv = 1), if the ASI is in the range  $30_{16}$  to  $7F_{16}$ , these instructions cause a *privileged\_action* exception.

LDTWA can be used with any of the following ASIs, subject to the privilege mode rules described for the privileged\_action exception above. Use of any other ASI with this instruction causes a DAE\_invalid\_asi exception (impl. dep. #300-U4-Cs10).



**‡** If this ASI is used with the opcode for LDTWA and **i** = 0, the LDTXA instruction is executed instead of LDTWA. For behavior of LDTXA, see *[Load Integer Twin Extended Word from Alternate Space](#page-264-0)* on page 249. If this ASI is used with the opcode for LDTWA and  $i = 1$ , a DAE\_invalid\_asi exception occurs.

**Programming** Nontranslating ASIs (see [page 397\)](#page-412-0) should only be accessed **Note** using LDXA (not LDTWA) instructions. If an LDTWA referencing a nontranslating ASI is executed, per the above table, it generates a DAE\_invalid\_asi exception (impl. dep. #300- U4-Cs10).

#### **LDTWA (Deprecated)**

**Implementation** | The deprecated instruction LDTWA shares an opcode with **Note** LDTXA. LDTXA is *not* deprecated and has different address alignment requirements than LDTWA. See *[Load Integer Twin](#page-264-0) [Extended Word from Alternate Space](#page-264-0)* on page 249.

*Exceptions* unimplemented\_LDTW (not used in Oracle SPARC Architecture 2011) illegal\_instruction mem\_address\_not\_aligned privileged\_action VA\_watchpoint DAE\_invalid\_asi DAE\_privilege\_violation DAE\_nfo\_page DAE\_side\_effect\_page

*See Also* LDWA/LDXA on [page 228](#page-243-0) LDTXA on [page 249](#page-264-0) STTWA on [page 339](#page-354-0)

П

#### **LDTXA**

# <span id="page-264-0"></span>7.83 Load Integer Twin Extended Word from Alternate Space **VIS 2+**

The LDTXA instructions are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).



† The original assembly language syntax for these instructions used the "ldda" instruction mnemonic. That syntax is now deprecated. Over time, assemblers will support the new "ldtxa" mnemonic for this instruction. In the meantime, some existing assemblers may only recognize the original "ldda" mnemonic.



*Description* ASIs  $26_{16}$ ,  $2E_{16}$ ,  $E_{16}$ ,  $E_{16}$ ,  $E_{16}$ , and  $E_{16}$  are used with the LDTXA instruction to atomically read a 128-bit data item into a pair of 64-bit R registers (a "twin extended word"). The data are placed in an even/odd pair of 64-bit registers. The lowest-address 64 bits are placed in the even-numbered register; the highest-address 64 bits are placed in the odd-numbered register.

**Note** | Execution of an LDTXA instruction with  $\mathsf{rd} = 0$  modifies only R[1].

#### **LDTXA**

ASIs E2<sub>16</sub>, E3<sub>16</sub>, EA<sub>16</sub>, and EB<sub>16</sub> perform an access using a virtual address, while ASIs 26<sub>16</sub> and 2E<sub>16</sub> use a real address.

An LDTXA instruction that performs a little-endian access behaves as if it comprises two 64-bit loads (performed atomically), each of which is byte-swapped independently before being written into its respective destination register.

**Exceptions.** An attempt to execute an LDTXA instruction with an odd-numbered destination register (rd{0} = 1) causes an *illegal\_instruction* exception.

An attempt to execute an LDTXA instruction with an effective memory address that is not aligned on a 16-byte boundary causes a mem\_address\_not\_aligned exception.

**IMPL. DEP. #413-S10**: It is implementation dependent whether VA\_watchpointexceptions are recognized on accesses to all 16 bytes of a LDTXA instruction (the recommended behavior) or only on accesses to the first 8 bytes.

An attempted access by an LDTXA instruction to noncacheable memory causes an a DAE\_nc\_page exception (impl. dep. #306-U4-Cs10).

**Programming** | A key use for this instruction is to read a full TTE entry (128 bits, **Note** | tag and data) in a TSB directly, without using software interlocks. The "real address" variants can perform the access using a real address, bypassing the VA-to-RA translation.

The virtual processor MMU does not provide virtual-to-real translation for ASIs  $26_{16}$  and  $2E_{16}$ ; the effective address provided with either of those ASIs is interpreted directly as a real address.

**Compatibility** | ASIs  $27_{16}$ ,  $2F_{16}$ ,  $26_{16}$ , and  $2E_{16}$  are now standard ASIs that **Note** replace (respectively) ASIs  $24_{16}$ ,  $2C_{16}$ ,  $34_{16}$ , and  $3C_{16}$  that were supported in some previous UltraSPARC implementations.

**Implementation** | LDTXA shares an opcode with the "i = 0" variant of the **Note** (deprecated) LDTWA instruction; they are differentiated by the combination of the i instruction field and the ASI used in the instruction. See *[Load Integer Twin Word from Alternate Space](#page-261-0)* on [page 246.](#page-261-0)

- *Exceptions* illegal\_instruction mem\_address\_not\_aligned privileged\_action VA\_watchpoint (impl. dep. #413-S10) DAE\_nc\_page DAE\_nfo\_page
- *See Also* LDTWA on [page 246](#page-261-0)

### **LDXEFSR / LDXFSR**

# <span id="page-266-0"></span>7.84 Load Floating-Point State Register





*Description* A load floating-point state register instruction (LDXFSR or LDXEFSR) waits for all FPop instructions that have not finished execution to complete and then loads a doubleword from memory into the FSR.

> LDXFSR does not alter the ver, ftt, qne, reserved, or unimplemented (for example, ns) fields of FSR (see [page 42\)](#page-57-0).

> An LDXEFSR instruction loads from memory the "entire" FSR, including FSR.ftt. However, it does not alter the ver, qne , reserved, or unimplemented (for example, ns) fields of FSR; writes to those fields are ignored.

**Programming** | For future compatibility, software should only issue an LDXFSR **Note** or LDXEFSR instruction with a zero value (or a value previously read from the same field) written into any reserved field of FSR.

LDXFSR and LDXEFSR access memory using the implicit ASI (see [page 81\)](#page-96-0).

If  $i = 0$ , the effective address for these instructions is "R[rs1] + R[rs2]" and if  $i = 1$ , the effective address is "R[rs1] + **sign\_ext**(simm13)".

**Exceptions.** An attempt to execute an instruction encoded as  $op = 2$  and  $op = 3 \cdot 21_{16}$  when any of the following conditions exist causes an *illegal\_instruction* exception:

- $\blacksquare$  i = 0 and instruction bits 12:5 are nonzero
- $\blacksquare$  (rd = 2 or rd  $\geq 4$ )

If the FPU is not enabled (FPRS.fef = 0 or PSTATE.pef = 0) or if no FPU is present, an attempt to execute an LDXFSR or LDXEFSR instruction causes an  $fp$  disabled exception.

If the effective address is not doubleword-aligned, an attempt to execute an LDXFSR or LDXEFSR instruction causes a mem\_address\_not\_aligned exception.

**Destination Register(s) when Exception Occurs.** If a load floating-point state register instruction generates an exception that causes a *precise* trap, the destination register (FSR) remains unchanged.

**IMPL. DEP. #44-V8-Cs10(a)(2):** If an LDXFSR or LDXEFSR instruction generates an exception that causes a *non-precise* trap, it is implementation dependent whether the contents of the destination register (FSR) is undefined or is guaranteed to remain unchanged.

### **LDXEFSR / LDXFSR**



## 7.85 Leading Zeroes Count <u>ws3</u>

The LZCNT instruction is new and is not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, it currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).



*‡* The original assembly language syntax for this instruction used an "lzd" instruction mnemonic, which is now deprecated. Over time, assemblers will support the new "lzcnt" mnemonic for this instruction. In the meantime, some assemblers may only recognize the original "lzd" mnemonic.



*Description* The number of leading zeros (0 to 64) in R[rs2] is counted and written as the value *n* in the least significant 7 bits of the destination register, R[rd]. The most significant 57 bits of R[rd] bits are written with zeros.



**FIGURE 7-44** Leading Zeroes Count

An attempt to execute an LZCNT instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.



- **Programming** | See the Programming Note on [page 286,](#page-301-0) regarding how to a **Note** "**Trailing** Zeroes Count" operation can be synthesized using POPC.
- Historical Note | LZCNT's original name was "LZD" for "Leading Zero Detect". That was a misnomer, so it was renamed LZCNT. Software tools will continue recognizing the original assembly-language mnemonic.

*Exceptions* illegal\_instruction

*See Also [Population Count](#page-301-0)* on page 286

### 7.86 MD5 Hash Operation **Crypto**

The Hash instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The MD5 instruction implements the MD5 algorithm, which is available as RFC-1321 at http://nist.gov.

> The hash instructions operate on 64-bit floating-point registers and process an entire 512-bit block . The locations of the Initalization Vector (IV), Data, and Result in the floating-point register file are described below. To compute the hash over multiple blocks, the result from the previous hash instruction is used as the IV for the next block. Software must appropiately pad the final block as specified by the given algorithm.

MD5 :  $IV{127:0} = (F_D[0] :: F_D[2])$ Data{511:0} = ( $F_D[8]$  **::**  $F_D[10]$  **::**  $F_D[12]$  **::**  $F_D[14]$  **::**  $F_D[16]$  **::**  $F_D[18]$  **::**  $F_D[20]$  **::**  $F_D[22]$  ) Result $\{127:0\} = (F_D[0] :: F_D[2])$  $Result{511:0} = (F_D[0] :: F_D[2] :: F_D[4] :: F_D[6] :: F_D[8] :: F_D[10] :: F_D[12] :: F_D[14])$ 

If  $rd \neq 0$ ,  $rs1 \neq 0$ , or  $rs2 \neq 0$ , an attempt to execute an MD5 instruction causes an *illegal\_instruction* exception.

If CFR.md5 = 0, an attempt to execute an MD5 instruction causes a compatibility\_feature exception.

**Programming** Sofware *must* check that CFR.md5 = 1 before executing the MD5 instruction. If **Note**  $CFR.md5 = 0$ , then software should assume that an attempt to execute the MD5 instruction instruction either

(1) will generate an illegal\_instruction exception because it is not implemented in hardware, or

(2) will execute, but perform some other operation.

Therefore, if CFR.md5 = 0, software should perform the MD5 operation by other means, such as using a software implementation, a crypto coprocessor, or another set of instructions which implement the desired function.

*Exceptions* fp\_disabled

# 7.87 Memory Barrier





*Description* The memory barrier instruction, MEMBAR, has two complementary functions: to express order constraints between memory references and to provide explicit control of memory-reference completion. The *membar\_mask* field in the suggested assembly language is the concatenation of the cmask and mmask instruction fields.

> MEMBAR introduces an order constraint between classes of memory references appearing before the MEMBAR and memory references following it in a program. The particular classes of memory references are specified by the mmask field. Memory references are classified as loads (including instructions LDSTUB[A], SWAP[A], CASA, and CASX[A] and stores (including instructions LDSTUB[A], SWAP[A], CASA, CASXA, and FLUSH). The mmask field specifies the classes of memory references subject to ordering, as described below. MEMBAR applies to all memory operations in all address spaces referenced by the issuing virtual processor, but it has no effect on memory references by other virtual processors. When the cmask field is nonzero, completion as well as order constraints are imposed, and the order imposed can be more stringent than that specifiable by the mmask field alone.

> A load has been performed when the value loaded has been transmitted from memory and cannot be modified by another virtual processor. A store has been performed when the value stored has become visible, that is, when the previous value can no longer be read by any virtual processor. In specifying the effect of MEMBAR, instructions are considered to be executed as if they were processed in a strictly sequential fashion, with each instruction completed before the next has begun.

The mmask field is encoded in bits 3 through 0 of the instruction. [TABLE 7-13](#page-271-0) specifies the order constraint that each bit of mmask (selected when set to 1) imposes on memory references appearing before and after the MEMBAR. From zero to four mask bits may be selected in the mmask field.

<b>Mask Bit</b>	Assembly Language Name	<b>Description</b>
$mmask\{3\}$	#StoreStore	The effects of all stores appearing prior to the MEMBAR instruction must be visible to all virtual processors before the effect of any stores following the MEMBAR.
$mmask{2}$	#LoadStore	All loads appearing prior to the MEMBAR instruction must have been performed before the effects of any stores following the MEMBAR are visible to any other virtual processor.
$mmask{1}$	#StoreLoad	The effects of all stores appearing prior to the MEMBAR instruction must be visible to all virtual processors before loads following the MEMBAR may be performed.
$mmask\{0\}$	#LoadLoad	All loads appearing prior to the MEMBAR instruction must have been performed before any loads following the MEMBAR may be performed.

<span id="page-271-0"></span>**TABLE 7-13** MEMBAR mmask Encodings

#### **MEMBAR**

The cmask field is encoded in bits 6 through 4 of the instruction. Bits in the cmask field, described in [TABLE 7-14,](#page-272-0) specify additional constraints on the order of memory references and the processing of instructions. If cmask is zero, then MEMBAR enforces the partial ordering specified by the mmask field; if cmask is nonzero, then completion and partial order constraints are applied.

**TABLE 7-14** MEMBAR cmask Encodings

<span id="page-272-0"></span>П



A MEMBAR instruction with both mmask = 0 and cmask = 0 is functionally a NOP.

For information on the use of MEMBAR, see . For additional information about the memory models themselves, see [Chapter 9,](#page-396-0) *Memory*.

The coherence and atomicity of memory operations between virtual processors and I/O DMA memory accesses are implementation dependent (impl. dep. #120-V9).

**V9 Compatibility**  $\mid$  MEMBAR with <code>mmask</code> =  $8_{16}$  and <code>cmask</code> =  $0_{16}$  (MEMBAR **Note** #StoreStore) is identical in function to the SPARC V8 STBAR instruction, which is deprecated.

An attempt to execute a MEMBAR instruction when instruction bits 12:7 are nonzero causes an illegal\_instruction exception.

**Implementation** | MEMBAR shares an opcode with RDasr #15; MEMBAR is **Note** distinguished by  $rs1 = 15$ ,  $rd = 0$ ,  $i = 1$ , and bit  $12 = 0$ .

#### 7.87.1 Memory Synchronization

The Oracle SPARC Architecture provides some level of software control over memory synchronization, through use of the MEMBAR and FLUSH instructions for explicit control of memory ordering in program execution.

**IMPL. DEP. #412-S10**: An Oracle SPARC Architecture implementation may define the operation of each MEMBAR variant in any manner that provides the required semantics.

#### **MEMBAR**

**Implementation** | For an Oracle SPARC Architecture virtual processor that only **Note** provides TSO memory ordering semantics, three of the ordering MEMBARs would normally be implemented as NOPs. [TABLE 7-15](#page-273-0) shows an acceptable implementation of MEMBAR for a TSO-only Oracle SPARC Architecture implementation.

<span id="page-273-0"></span>**TABLE 7-15** MEMBAR Semantics for TSO-only implementation



If an Oracle SPARC Architecture implementation provides a less restrictive memory model than TSO (for example, RMO), the implementation of the MEMBAR variants may be different. See implementation-specific documentation for details.

#### 7.87.2 Synchronization of the Virtual Processor

*Synchronization* of a virtual processor forces all outstanding instructions to be completed and any associated hardware errors to be detected and reported before any instruction after the synchronizing instruction is issued.

Synchronization can be explicitly caused by executing a synchronizing MEMBAR instruction (MEMBAR #Sync) or by executing an LDXA/STXA/LDDFA/STDFA instruction with an ASI that forces synchronization.

**Programming** Completion of a MEMBAR #Sync instruction does *not* **Note** guarantee that data previously stored has been written all the way out to external memory. Software cannot rely on that behavior. There is no mechanism in the Oracle SPARC Architecture that allows software to wait for all previous stores to be written to external memory.

#### 7.87.3 TSO Ordering Rules affecting Use of MEMBAR

For detailed rules on use of MEMBAR to enable software to adhere to the ordering rules on a virtual processor running with the TSO memory model, refer to *[TSO Ordering Rules](#page-406-0)* on page 391.

*Exceptions* illegal\_instruction

### <span id="page-274-0"></span>7.88 MONTMUL **Crypto**

This instruction is new and is not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, it currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* MONTMUL performs the Montgomery Multiplication shown below with length equal to imm5. The starting locations of the operands are constant in the integer register file (IRF), regardless of size. The starting location of the result is also constant. Below are the locations for N=31. For smaller MONTMULs, the remaining operand locations are not used and the remaining result locations will be unchanged.

> FSR.fcc3 is set upon completion of MONTMUL to reflect whether or not a hardware error occurred during execution (see the Programming Note below).

The following pseudo-code specifies the operation of the MONTMUL instruction:

```
MontMul (l_uint A, l_uint B, l_uint N, l_uint *M, l_uint Nprime,
            char Length,l_uint *X) {
    // compute Montgomery Multiplication as described below
    // use M as temporary variable
    // return result in X
    // A,B,N,M,X 64 × (Length+1) bit long
    // Nprime is 64 bits long
   ACCUM \leftarrow 0for I←0 to Length begin // Length is one less than the number of words
        for j←0 to I-1 begin //skipped on first I iteration
            ACCUM \leftarrow ACCUM + (A[j] \times B[I-j])\texttt{ACCUM} \leftarrow \texttt{ACCUM} + (\texttt{M[j]} \times \texttt{N[I-j]})end
        \texttt{ACCUM} \leftarrow \texttt{ACCUM} + (\texttt{A[I]} \times \texttt{B[0]})M[I] \leftarrow ACCUM \times Nprime \qquad // 64 LSB of accum, store 64 LSB of product
        \texttt{ACCUM} \leftarrow \texttt{ACCUM} + (\texttt{M[I]} \times \texttt{N[0]})ACCUM ← ACCUM >> 64
    end
    for I \leftarrow (Length+1) to ((2 \times \text{Length}) + 1) begin
        for j ← (I-Length) to Length begin // skip last I iteration
            ACCUM \leftarrow ACCUM + (A[j] \times B[I-j])ACCUM \leftarrow ACCUM + (M[j] \times N[I-j])end
        X[I-Length-1] \leftarrow ACCUM // 64 LSB of accum
        ACCUM ← ACCUM >> 64
    end
    ModReduction(ACCUM, X, N, Length) // Reduce the final result
}
```
#### **MONTMUL**

```
ModReduction (bit ACCUM, l_uint *X, l_uint N, char Length) {
   // compute (ACCUM|X) mod N
   // return result in X
   // ACCUM 1 bit long
   // N,X 64 × (Length+1) bit long
   if (ACCUM \neq 0) begin
       for I ← 0 to Length begin // Length is one less than the number of words
       X[I] \leftarrow X[I] - N[I] // Subtraction with borrow
       end
   end
   else begin
       I ← Length
       while ((I \geq 0) and (X[I] = N[I]) begin
          I \leftarrow I-1end
       if ((I<0) or (X[I]>N[I])) begin
          for I ← 0 to Length begin
              X[I] \leftarrow X[I] - N[I] // Subtraction with borrow
          end
       end
   end
}
```




#### **MONTMUL**



**Programming** | The MONTMUL instruction uses seven windows of the integer **Note** | register file (IRF).



**Exceptions.** If  $rd \neq 0$  or  $rs1 \neq 0$ , an attempt to execute a MONTMUL instruction causes an illegal\_instruction exception.

If CFR.montmul = 0, an attempt to execute an MONTMUL instruction causes a compatibility\_feature exception.

**Programming** Sofware *must* check that CFR.montmul = 1 before executing the MONTMUL **Note** instruction. If CFR.montmul = 0, then software should assume that an attempt to execute the MONTMUL instruction either (1) will generate an illegal\_instruction exception because it is not implemented in hardware, or (2) will execute but perform some other operation. Therefore, if CFR.montmul = 0, software should perform the MONTMUL operation by other means, such as using a software implementation, a crypto coprocessor, or another set of instructions which implement the desired function.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute a MONTMUL instruction causes an fp\_disabled exception.

The MONTMUL instruction causes a fill\_n\_normal or fill\_n\_other exception if CANRESTORE is not equal to NWINDOWS-2. The fill trap handler is called with CWP set to point to the window to be filled, that is, old CWP-CANRESTORE-1. The trap vector for the fill trap is based on the values of OTHERWIN and WSTATE, as described in Trap Type for Spill/Fill Traps on page 411.The fill trap handler performs a RESTORED and a RETRY as part of filling the window. When the virtual processor reexecutes the MONTMUL (due to the handler ending in RETRY), another fill trap will result if more than one window needed to be filled.

### **MONTMUL**

- *Exceptions* fp\_disabled  $fill\_n\_normal$  (n = 0-7) fill\_n\_other ( $n = 0-7$ )
- *See Also* MONTSQR on page [263](#page-278-0) MPMUL on page [273](#page-288-0)

### <span id="page-278-0"></span>7.89 MONTSQR **Crypto**

This instruction is new and is not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, it currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* MONTSQR performs the Montgomery Squaring shown below with length equal to imm5. The starting locations of the operands are constant in the integer register file (IRF) regardless of size. The starting location of the result is also constant. Below are the locations for N=31. For smaller MONTSQRs, the remaining operand locations are not used and the remaining result locations will be unchanged.

> FSR.fcc3 is set upon completion of MONTSQR to reflect whether or not a hardware error occurred during execution (see the Programming Note below).

```
MontSqr (l_uint A, l_uint N, l_uint *M, l_uint Nprime, char Length, l_uint *X) {
    // compute Montgomery Squaring as described below
    // use M as temporary variable
    // return result in X
    // A,N,M,X 64 × (Length+1) bit long
    // Nprime is 64 bits long
    ACCUM \leftarrow 0for I ← 0 to Length begin // Length is one less than the number of
        for j ← 0 to ((I-1) >> 1) begin // words skipped on first I iteration
            \text{ACCUM} \leftarrow \text{ACCUM} + (2 \times \text{A}[j] \times \text{A}[I-j])end
        if I is even begin
            \text{ACCUM} \leftarrow \text{ACCUM} + \text{A[I/2]^2}end
        for j \leftarrow 0 to I-1 begin
            ACCUM \leftarrow ACCUM + M[j] \times N[I-j]end
        M[I] \leftarrow ACCUM \times Nprime // 64 LSB of accum, store 64 LSB of product
        \texttt{ACCUM} \leftarrow \texttt{ACCUM} + (\texttt{M[I]} \times \texttt{N[0]})ACCUM \leftarrow (ACCUM \rightarrow 64)end
    for I \leftarrow (Length+1) to ((2 \times \text{Length}) + 1) begin
        for j ← (I-Length) to ((I-1) >> 1) begin // skip last I iteration
            \text{ACCUM} \leftarrow \text{ACCUM} + (2 \times \text{A}[j] \times \text{A}[I-j])end
        if I is even begin
            ACCUM \leftarrow ACCUM + A[I/2]^2end
        for j = (I-Length) to Length begin
            ACCUM \leftarrow ACCUM + (M[j] \times N[I-j])
```
#### **MONTSQR**

```
end
       X[I-Length-1] \leftarrow ACCUM // 64 LSB of accum
       ACCUM \leftarrow (ACCUM \rightarrow 64)end
   ModReduction(ACCUM, X, N, Length) // Reduce the final result
}
ModReduction (bit ACCUM, l_uint *X, l_uint N, char Length) {
   // compute (ACCUM|X) mod N
   // return result in X
   // ACCUM 1 bit long
   // N,X 64 × (Length+1) bit long
   if (ACCUM \neq 0) begin
       for I ← 0 to Length begin // Length is one less than the number of words
          X[I] \leftarrow X[I] - N[I] // Subtraction with borrow
       end
   end
   else begin
       I ← Length
       while ((I \ge 0) and (X[I] = N[I])) begin
          I \leftarrow I-1end
       if ((I < 0) or (X[I] > N[I]) begin
          for I ← 0 to Length begin
              X[I] \leftarrow X[I] - N[I] // Subtraction with borrow
          end
       end
   end
}
                                 MONTSQR Operand Location
```


#### **MONTSQR**





**Exceptions.** If  $rd \neq 0$  or  $rs1 \neq 0$ , an attempt to execute a MONTSQR instruction causes an illegal\_instruction exception.

If CFR.montsqr  $= 0$ , an attempt to execute an MONTSQR instruction causes a *compatibility\_feature* exception.

**Programming** | Sofware *must* check that CFR.montsqr = 1 before executing the MONTSQR **Note** instruction. If CFR.montsqr = 0, then software should assume that an attempt to execute the MONTSQR instruction either (1) will generate an illegal\_instruction exception because it is not implemented in hardware, or (2) will execute but perform some other operation. Therefore, if CFR.montsqr = 0, software should perform the MONTSQR operation by other means, such as using a software implementation, a crypto coprocessor, or

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute a MONTSQR instruction causes an fp\_disabled exception.

another set of instructions which implement the desired function.

The MONTSQR instruction causes a fill\_n\_normal or fill\_n\_other exception if CANRESTORE is not equal to NWINDOWS-2. The fill trap handler is called with CWP set to point to the window to be filled, that is, old CWP-CANRESTORE-1. The trap vector for the fill trap is based on the values of OTHERWIN and WSTATE, as described in Trap Type for Spill/Fill Traps on page 411.The fill trap handler performs a RESTORED and a RETRY as part of filling the window. When the virtual processor reexecutes the MONTSQR (due to the handler ending in RETRY), another fill trap will result if more than one window needed to be filled.

#### **MONTSQR**

- *Exceptions* fp\_disabled  $fill\_n\_normal$  (n = 0-7) fill\_n\_other ( $n = 0-7$ )
- *See Also* MONTMUL on page [259](#page-274-0) MPMUL on page [273](#page-288-0)

# 7.90 Move Integer Register on Condition (MOVcc)

#### *For Integer Condition Codes*



**Programming** | In assembly language, to select the appropriate condition code, **Note** include %icc or %xcc before the *reg\_or\_imm11* field.

#### *For Floating-Point Condition Codes*



† *synonym:* movnz ‡ *synonym:* movz

**Programming** | In assembly language, to select the appropriate condition code, **Note** include %fcc0, %fcc1, %fcc2, or %fcc3 before the *reg\_or\_imm11* field.



#### **MOVcc**

*Description* These instructions test to see if cond is TRUE for the selected condition codes. If so, they copy the value in  $R[rs2]$  if i field = 0, or "**sign\_ext**(simm11)" if i = 1 into  $R[rd]$ . The condition code used is specified by the cc2, cc1, and cc0 fields of the instruction. If the condition is FALSE, then R[rd] is not changed.

> These instructions copy an integer register to another integer register if the condition is TRUE. The condition code that is used to determine whether the move will occur can be either integer condition code (icc or xcc) or any floating-point condition code (fcc0, fcc1, fcc2, or fcc3).

These instructions do not modify any condition codes.

**Programming** | Branches cause the performance of many implementations to **Note** degrade significantly. Frequently, the MOVcc and FMOVcc instructions can be used to avoid branches. For example, the C language if-then-else statement

```
if (A > B) then X = 1; else X = 0;
can be coded as
```
cmp %i0,%i2 bg,a %xcc,label or  $\frac{2}{90}$ , 1,  $\frac{2}{3}$ ! X = 1 or %g0,0,%i3! X = 0 label:...

The above sequence requires four instructions, including a branch. With MOVcc this could be coded as:

cmp %i0,%i2 or  $\frac{20}{1}, \frac{1}{3}$ ! assume  $X = 1$ movle  $xcc, 0, \text{si}3!$  overwrite with  $X = 0$ 

This approach takes only three instructions and no branches and may boost performance significantly. Use MOVcc and FMOVcc instead of branches wherever these instructions would increase performance.

An attempt to execute a MOVcc instruction when either instruction bits 10:5 are nonzero or  $(cc2::cc1::cc0) = 101<sub>2</sub>$  or 111<sub>2</sub> causes an *illegal\_instruction* exception.

If  $cc2 = 0$  (that is, a floating-point condition code is being referenced in the MOVcc instructions) and either the FPU is not enabled (FPRS.fef = 0 or PSTATE.pef = 0) or if no FPU is present, an attempt to execute a MOVcc instruction causes an fp\_disabled exception.

*Exceptions* illegal\_instruction fp\_disabled

# 7.91 Move Integer Register on Register Condition (MOVr)



† *synonym:* movre ‡ *synonym:* movrne



*Description* If the contents of integer register R[rs1] satisfy the condition specified in the rcond field, these instructions copy their second operand (if  $i = 0$ , R[rs2]; if  $i = 1$ , **sign\_ext**(simm10)) into R[rd]. If the contents of R[rs1] do not satisfy the condition, then R[rd] is not modified.

> These instructions treat the register contents as a signed integer value; they do not modify any condition codes.

**Programming** | The MOVr instructions are "64-bit-only" instructions; there is no **Note** version of these instructions that operates on just the lesssignificant 32 bits of their source operands.

**Implementation** | If this instruction is implemented by tagging each register value **Note** | with an n (negative) and a z (zero) bit, use the table below to determine if rcond is TRUE.



An attempt to execute a MOVr instruction when either instruction bits 9:5 are nonzero or rcond =  $000<sub>2</sub>$ or  $100<sub>2</sub>$  causes an *illegal\_instruction* exception.

*Exceptions* illegal\_instruction

**270** Oracle SPARC Architecture 2011 • Draft D1.0.0, 12 Jan 2016

#### **MOVfTOi**

### <span id="page-286-0"></span>7.92 Move Floating-Point Register to Integer Register **VIS 3B**





*Description* The MOVsTOsw instruction copies 32 bits from floating-point register F<sub>S</sub>[rs2] to general-purpose register R[rd]{31:0} (with no conversion). It places a copy of the sign bit in each bit of R[rd]{63:32}; that is, it sign-extends the destination result from 32 to 64 bits.

> The MOVsTOuw instruction copies 32 bits from floating-point register  $F<sub>S</sub>[rs2]$  to general-purpose register R[rd]{31:0} (with no conversion). It sets R[rd]{63:32} to zero; that is, it does not sign-extend the result.

The MOVdTOx instruction copies 64 bits from general-purpose register  $F<sub>D</sub>[rs2]$  to general-purpose register R[rd]. No conversion is performed.

An attempt to execute a MOVfTOi instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute a MOVfTOi instruction causes an fp\_disabled exception.

*Exceptions* illegal\_instruction fp\_disabled

*See Also* MOViTOf on page [272](#page-287-0)

### **MOViTOf**

### <span id="page-287-0"></span>7.93 Move Integer Register to Floating-Point Register **VIS 3B**





*Description* The MOVwTOs instruction copies 32 bits from general-purpose register R[rs1]{31:0} to floating-point register  $F_S[rd]$ . No conversion is performed on the copied bits.

> The MOVxTOd instruction copies 64 bits from general-purpose register R[rs1] to floating-point register  $F<sub>D</sub>[rd]$ . No conversion is performed on the copied bits.

> An attempt to execute a MOViTOf instruction when instruction bits 18:14 are nonzero causes an illegal\_instruction exception.

> If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute a MOViTOf instruction causes an fp\_disabled exception.

- Exceptions. illegal\_instruction fp\_disabled
- *See Also* MOVfTOi on page [271](#page-286-0)
## 7.94 MPMUL **Crypto**

This instruction is new and is not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* MPMUL multiplies two values, each of width (*N*+1)×64 bits, where *N* is specified in imm5 field of the instruction The starting locations of the multiplier and multiplicand are constant relative to CWP in the integer register file (IRF), regardless of size. The starting location of the product is also constant. Below are the locations for  $N = 31$ . For smaller MPMULs ( $N < 31$ ), the remaining multiplier and multiplicand locations are unused and the remaining product locations are unchanged.

> MPMUL : product[], multiplier[], and multiplicand[] are arrays of 64-bit doublewords. product[ $(2N+1):0$ ]  $\leftarrow$  multiplier[*N*:0]  $\times$  multiplicand[*N*:0] Let i = CWP when MPMUL is executed. Note: doubleword 0 is the least significant doubleword.

> > The operands are located in registers as follows:



CHAPTER 7 • Instructions **273**

### **MPMUL**





**Programming** | The MPMUL instruction uses seven windows of the integer **Note** | register file (IRF). Before using the code sequence below, the contents of the IRF must be saved. The code shown below assumes the following window register values prior to execution: CANSAVE=NWINDOWS-2, CANRESTORE=0, OTHERWIN=0.

The following code shows an example usage of MPMUL with length equal to 31.



load\_multiplier:



 $!$  # CWP = i-6

### **MPMUL**



### **MPMUL**



 stx %o1, [%g4 + 0x1b0] stx %o0, [%g4 + 0x1b8]



**Exceptions.** If  $rd \neq 0$  or  $rs1 \neq 0$ , an attempt to execute an MPMUL instruction causes an illegal instruction exception.

If CFR.mpmul = 0, an attempt to execute an MPMUL instruction causes a compatibility\_feature exception.

**Programming** | Sofware *must* check that CFR.mpmul = 1 before executing the MPMUL instruction. **Note** If CFR.mpmul = 0, then software should assume that an attempt to execute the MPMUL instruction either (1) will generate an illegal\_instruction exception because it is not implemented in hardware, or (2) will execute but perform some other operation. Therefore, if CFR.mpmul = 0, software should perform the MPMUL operation by other means, such as using a software implementation, a crypto coprocessor, or another set of instructions which implement the desired function.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute an MPMUL instruction causes an fp\_disabled exception.

The MPMUL instruction causes a fill\_n\_normal or fill\_n\_other exception if CANRESTORE is not equal to NWINDOWS-2. The fill trap handler is called with CWP set to point to the window to be filled, that is, old CWP-CANRESTORE-1. The trap vector for the fill trap is based on the values of OTHERWIN and WSTATE, as described in Trap Type for Spill/Fill Traps on [page 432.](#page-447-0) The fill trap handler performs a RESTORED and a RETRY as part of filling the window. When the virtual processor reexecutes MPMUL (due to the handler ending in RETRY), another fill trap results if more than one window needed to be filled.

*Exceptions* fp\_disabled fill\_n\_normal ( $n = 0-7$ ) fill\_n\_other  $(n = 0-7)$ 

*See Also* MONTMUL on page [259](#page-274-0) MONTSQR on page [263](#page-278-0)

## 7.95 Multiply and Divide (64-bit)





*Description* MULX computes "R[rs1]  $\times$  R[rs2]" if i = 0 or "R[rs1]  $\times$  sign\_ext(simm13)" if i = 1, and writes the 64bit product into R[rd]. MULX can be used to calculate the 64-bit product for signed or unsigned operands (the product is the same).

> SDIVX and UDIVX compute "R[rs1] ÷ R[rs2]" if i = 0 or "R[rs1] ÷ **sign\_ext**(simm13)" if i = 1, and write the 64-bit result into R[rd]. SDIVX operates on the operands as signed integers and produces a corresponding signed result. UDIVX operates on the operands as unsigned integers and produces a corresponding unsigned result.

> For SDIVX, if the largest negative number is divided by –1, the result should be the largest negative number. That is:

8000 0000 0000 0000<sub>16</sub> ÷ FFFF FFFF FFFF FFFF<sub>16</sub> = 8000 0000 0000 0000<sub>16</sub>.

These instructions do not modify any condition codes.

An attempt to execute a MULX, SDIVX, or UDIVX instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction division by zero

# 7.96 No Operation





*Description* The NOP instruction changes no program-visible state (except that of the PC register).

NOP is a special case of the SETHI instruction, with  $\text{imm22} = 0$  and  $\text{rd} = 0$ .

**Programming** | There are many other opcodes that may execute as NOPs; **Note** however, this dedicated NOP instruction is the only one guaranteed to be implemented efficiently across all implementations.

*Exceptions* None

## **NORMALW**

# <span id="page-295-0"></span>7.97 NORMALW



## 7.98 OR Logical Operation





*Description* These instructions implement bitwise logical **or** operations. They compute "R[rs1] **op** R[rs2]" if i = 0, or " $R[rs1]$  op sign\_ext(simm13)" if  $i = 1$ , and write the result into  $R[rd]$ .

> ORcc and ORNcc modify the integer condition codes (icc and xcc). They set the condition codes as follows:

- icc.v, icc.c, xcc.v, and xcc.c are set to 0
- icc.n is copied from bit 31 of the result
- xcc.n is copied from bit 63 of the result
- $\blacksquare$  icc. z is set to 1 if bits 31:0 of the result are zero (otherwise to 0)
- xcc.z is set to 1 if all 64 bits of the result are zero (otherwise to 0)

ORN and ORNcc logically negate their second operand before applying the main (**or**) operation.

An attempt to execute an OR[N][cc] instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an *illegal\_instruction* exception.

*Exceptions* illegal\_instruction

## **OTHERW**

## <span id="page-297-0"></span>7.99 OTHERW





*Description* OTHERW<sup>P</sup> is a privileged instruction that copies the value of the CANRESTORE register to the OTHERWIN register, then sets the CANRESTORE register to zero.

> **Programming** | The OTHERW instruction is used when changing address spaces. **Notes** OTHERW indicates the current "normal" register windows are now "other" register windows and should use the spill\_*n*\_other and fill\_*n*\_other traps when they generate a trap due to window spill or fill exceptions. The window state may become inconsistent if OTHERW is used when OTHERWIN is nonzero.

An attempt to execute an OTHERW instruction when instruction bits 18:0 are nonzero causes an illegal\_instruction exception.

An attempt to execute an OTHERW instruction in nonprivileged mode (PSTATE.priv = 0) causes a privileged\_opcode exception.

- *Exceptions* illegal\_instruction privileged\_opcode
- *See Also* ALLCLEAN on [page 115](#page-130-0) INVALW on [page 225](#page-240-0) NORMALW on [page 280](#page-295-0) [RESTORED on page 302](#page-317-0) [SAVED on page 309](#page-324-0)

## 7.100 Pause



*Description* Execution of the PAUSE instruction voluntarily pauses (temporarily suspends execution on) a virtual processor for up to the specified number of processor cycles. If  $i = 0$ , the virtual processor is requested to pause for "R[rs2]" processor cycles; if  $i = 1$ , the virtual processor is requested to pause for "**sign\_ext**(simm13)" processor cycles. If certain asynchronous events occur, the virtual processor may terminate the pause sooner than the requested length of time.

> The PAUSE instruction operates by writing the specified value to the Pause Count (PAUSE) register. For details, see *Pause Count (*PAUSE*[\) Register \(ASR 27\)](#page-75-0)* on page 60.



WRasr on [page 357](#page-372-0)

## <span id="page-299-0"></span>7.101 Pixel Component Distance (with Accumulation) <u>wish</u>

The PDIST instruction is deprecated and should not be used in new software. The PDISTN instructions should be used, instead.





*Description* Eight unsigned 8-bit values are contained in the 64-bit floating-point source registers  $F<sub>D</sub>[rs1]$  and  $F<sub>D</sub>$ [rs2]. The corresponding 8-bit values in the source registers are subtracted (that is, each byte in  $F<sub>D</sub>[rs2]$  is subtracted from the corresponding byte in  $F<sub>D</sub>[rs1]$ . The sum of the absolute value of each difference is added to the integer in  $F<sub>D</sub>[rd]$  and the resulting integer sum is stored in the destination register,  $F<sub>D</sub>[rd]$ .

> **Programming** | PDIST is a "destructive" instruction, in that F<sub>D</sub>[rd] serves as both **Notes** a source and a destination register (read-modify-write).

> > Typically, PDIST is used for motion estimation in video compression algorithms.

The (deprecated) PDIST instruction does not perform well on every Oracle SPARC Architecture implementation and its performance is expected to degrade further on future implementations. Use of PDISTN plus a subsequent ADD is recommended as a higher-performance replacement for PDIST.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute a PDIST instruction causes an  $fp\_disabled$  exception.

*Exceptions* fp\_disabled

П

*See Also* PDISTN on page [285](#page-300-0)

## **PDISTN**

## <span id="page-300-0"></span>7.102 Pixel Component Distance (No Accumulation) <u>wiss</u>



*See Also* PDIST on page [284](#page-299-0)

# 7.103 Population Count



## **POPC**

#### **Programming** | POPC is a "64-bit-only" instruction; there is no version of this **Note** instruction that operates on just the less-significant 32 bits of its source operand.

An attempt to execute a POPC instruction when either instruction bits 18:14 are nonzero, or  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction

*See Also [Leading Zeroes Count](#page-268-0)* on page 253

## 7.104 Prefetch

<span id="page-303-0"></span>

*Description* A PREFETCH[A] instruction provides a hint to the virtual processor that software expects to access a particular address in memory in the near future, so that the virtual processor may take action to reduce the latency of accesses near that address. Typically, execution of a prefetch instruction initiates

movement of a block of data containing the addressed byte from memory toward the virtual processor or creates an address mapping.

**Implementation** | A PREFETCH[A] instruction may be used by software to:

**Note** • prefetch a cache line into a cache • prefetch a valid address translation into a TLB •

If  $i = 0$ , the effective address operand for the PREFETCH instruction is "R[rs1] + R[rs2]"; if  $i = 1$ , it is "R[rs1] + **sign\_ext** (simm13)".

PREFETCH instructions access the primary address space (ASI\_PRIMARY[\_LITTLE]).

PREFETCHA instructions access an alternate address space. If  $i = 0$ , the address space identifier (ASI) to be used for the instruction is in the imm\_asi field. If  $i = 1$ , the ASI is found in the ASI register.

A prefetch operates much the same as a regular load operation, but with certain important differences. In particular, a PREFETCH[A] instruction is non-blocking; subsequent instructions can continue to execute while the prefetch is in progress.

**Implementation** | A PREFETCH[A] instruction is "released" by hardware after the

**Note** TLB access, allowing subsequent instructions to continue to execute while the virtual processor performs the hardware tablewalk (in the case of a TLB miss for a Strong prefetch) or the cache access in the background.

When executed in nonprivileged or privileged mode, PREFETCH[A]has the same observable effect as a NOP. A prefetch instruction will not cause a trap if applied to an illegal or nonexistent memory address. (impl. dep. #103-V9-Ms10(e))

**IMPL. DEP. #103-V9-Ms10(a):** The size and alignment in memory of the data block prefetched is implementation dependent; the minimum size is 64 bytes and the minimum alignment is a 64-byte boundary.

**Programming** Software may prefetch 64 bytes beginning at an arbitrary address **Note** address by issuing the instructions

> prefetch [*address*], *prefetch\_fcn* prefetch [*address* + 63], *prefetch\_fcn*

Variants of the prefetch instruction can be used to prepare the memory system for different types of accesses.

**IMPL. DEP. #103-V9-Ms10(b):** An implementation may implement none, some, or all of the defined PREFETCH[A] variants. It is implementation-dependent whether each variant is (1) not implemented and executes as a NOP, (2) is implemented and supports the full semantics for that variant, or (3) is implemented and only supports the simple common-case prefetching semantics for that variant.

## 7.104.1 Exceptions

 $\blacksquare$ 

П

Prefetch instructions PREFETCH and PREFETCHA generate exceptions under the conditions detailed in TABLE 7-17. Only the implementation-dependent prefetch variants (see [TABLE 7-16](#page-303-0)) may generate an exception under conditions not listed in this table; the predefined variants only generate the exceptions listed here.







## 7.104.2 Weak versus Strong Prefetches

Some prefetch variants are available in two versions, "Weak" and "Strong".

From software's perspective, the difference between the two is the degree of certainty that the data being prefetched will subsequently be accessed. That, in turn, affects the amount of effort (time) the underlying hardware will invest to perform the prefetch. If the prefetch is speculative (software believes the data will probably be needed, but isn't sure), a Weak prefetch will initiate data movement if the operation can be performed quickly, but abort the prefetch and behave like a NOP if it turns out that performing the full prefetch will be time-consuming. If software has very high confidence that data being prefetched will subsequently be accessed, then a Strong prefetch will ensure that the prefetch operation will continue, even if the prefetch operation does become time-consuming.

From the virtual processor's perspective, the difference between a Weak and a Strong prefetch is whether the prefetch is allowed to perform a time-consuming operation in order to complete. If a time-consuming operation is required, a Weak prefetch will abandon the operation and behave like a NOP while a Strong prefetch will pay the cost of performing the time-consuming operation so it can finish initiating the requested data movement.

Behavioral differences among loads, strong prefetches, and weak prefetches are compared in [TABLE 7-18.](#page-306-0)

**TABLE 7-18** Comparative Behavior of Load, Weak Prefetch, and Strong Prefetch Operations

<span id="page-306-0"></span>

‡ The PREFETCH[A] instruction aborts, appearing to behave like a NOP instruction.

### 7.104.3 Prefetch Variants

П

The prefetch variant is selected by the fcn field of the instruction. fcn values 5–15 are reserved for future extensions of the architecture, and PREFETCH fcn values of 16–19 and 24–31 are implementation dependent in Oracle SPARC Architecture 2011.

Each prefetch variant reflects an intent on the part of the compiler or programmer, a "hint" to the underlying virtual processor. This is different from other instructions (except BPN), all of which cause specific actions to occur. An Oracle SPARC Architecture implementation may implement a prefetch variant by any technique, as long as the intent of the variant is achieved (impl. dep. #103-V9-Ms10(b)).

The prefetch instruction is designed to treat common cases well. The variants are intended to provide scalability for future improvements in both hardware and compilers. If a variant is implemented, it should have the effects described below. In case some of the variants listed below are implemented and some are not, a recommended overloading of the unimplemented variants is provided in the SPARC V9 specification. An implementation must treat any unimplemented prefetch fcn values as NOPs (impl. dep. #103-V9-Ms10).

#### 7.104.3.1 Prefetch for Several Reads (fcn = 0, 20(14<sub>16</sub>))

The intent of these variants is to cause movement of data into the cache nearest the virtual processor.

There are Weak and Strong versions of this prefetch variant;  $fcn = 0$  is Weak and  $fcn = 20$  is Strong. The choice of Weak or Strong variant controls the degree of effort that the virtual processor may expend to obtain the data.

**Programming** | The intended use of this variant is for streaming relatively small **Note** amounts of data into the primary data cache of the virtual processor.

#### 7.104.3.2 Prefetch for One Read (fcn = 1, 21(15<sub>16</sub>))

The data to be read from the given address are expected to be read once and not reused (read or written) soon after that. Use of this PREFETCH variant indicates that, if possible, the data cache should be minimally disturbed by the data read from the given address.

There are Weak and Strong versions of this prefetch variant;  $fcn = 1$  is Weak and  $fcn = 21$  is Strong. The choice of Weak or Strong variant controls the degree of effort that the virtual processor may expend to obtain the data.

**Programming** | The intended use of this variant is in streaming medium amounts **Note** of data into the virtual processor without disturbing the data in the primary data cache memory.

### 7.104.3.3 Prefetch for Several Writes (and Possibly Reads) (fcn  $= 2$ ,  $22(16_{16})$

The intent of this variant is to cause movement of data in preparation for multiple writes.

There are Weak and Strong versions of this prefetch variant; fcn = 2 is Weak and fcn = 22 is Strong. The choice of Weak or Strong variant controls the degree of effort that the virtual processor may expend to obtain the data.

**Programming** | An example use of this variant is to initialize a cache line, in **Note** preparation for a partial write.

**Implementation** | On a multiprocessor system, this variant indicates that exclusive **Note** ownership of the addressed data is needed. Therefore, it may have the additional effect of obtaining exclusive ownership of the addressed cache line.

#### 7.104.3.4 Prefetch for One Write (fcn = 3, 23(17<sub>16</sub>))

The intent of this variant is to initiate movement of data in preparation for a single write. This variant indicates that, if possible, the data cache should be minimally disturbed by the data written to this address, because those data are not expected to be reused (read or written) soon after they have been written once.

There are Weak and Strong versions of this prefetch variant;  $fcn = 3$  is Weak and  $fcn = 23$  is Strong. The choice of Weak or Strong variant controls the degree of effort that the virtual processor may expend to obtain the data.

### 7.104.3.5 Prefetch Page (fcn  $= 4$ )

In a virtual memory system, the intended action of this variant is for hardware (or privileged or hyperprivileged software) to initiate asynchronous mapping of the referenced virtual address (assuming that it is legal to do so).

**Programming** | Prefetch Page is used is to avoid a later page fault for the given **Note** address, or at least to shorten the latency of a page fault.

In a non-virtual-memory system or if the addressed page is already mapped, this variant has no effect.

**Implementation** | The mapping required by Prefetch Page may be performed by **Note** privileged software, hyperprivileged software, or hardware.

### 7.104.3.6 Prefetch to Nearest Unified Cache (fcn =  $17(11_{16})$ )

The intent of this variant is to cause movement of data from memory into the nearest unified (combined instruction and data) cache. At the successful completion of this variant, the selected line from memory will be in the unified cache in the shared state, and in caches (if any) below it in the cache hierarchy.

Prefetch to Nearest Unified Cache is a Strong prefetch variant.

## 7.104.4 Implementation-Dependent Prefetch Variants (fcn = 16, 18, 19, and 24–31)

**IMPL. DEP. #103-V9-Ms10(c):** Whether and how PREFETCH fcns 16, 18, 19 and 24-31 are implemented are implementation dependent. If a variant is not implemented, it must execute as a NOP.

### 7.104.5 Additional Notes

п



**Implementation** | A prefetch from a nonprefetchable location has no effect. It is up **Note** to memory management hardware to determine how locations are identified as not prefetchable.

*Exceptions* illegal\_instruction

П

# <span id="page-310-0"></span>7.105 Read Ancillary State Register



† The original assembly language names for %stick and %stick\_cmpr were, respectively, %sys\_tick and %sys\_tick\_cmpr, which are now deprecated. Over time, assemblers will support the new %stick and %stick\_cmpr names for these registers (which are consistent with %tick). In the meantime, some existing assemblers may only recognize the original names.



### **RDasr**

*Description* The Read Ancillary State Register (RDasr) instructions copy the contents of the state register specified by rs1 into R[rd].

> An RDasr instruction with  $rs1 = 0$  is a (deprecated) RDY instruction (which should not be used in new software).

The RDY instruction is deprecated. It is recommended that all instructions that reference the Y register be avoided.

RDPC copies the contents of the PC register into  $R[rd]$ . If PSTATE.am = 0, the full 64-bit address is copied into  $R[rd]$ . If PSTATE.am = 1, only a 32-bit address is saved; PC $(31:0)$  is copied to  $R[rd]\{31:0\}$ and  $R[rd]\{63:32\}$  is set to 0. (closed impl. dep. #125-V9-Cs10)

RDFPRS waits for all pending FPops and loads of floating-point registers to complete before reading the FPRS register.

The following values of rs1 are reserved for future versions of the architecture: 1, 7–13, 14, 16-18, 20- 21, and 27.

**IMPL. DEP. #47-V8-Cs20:** RDasr instructions with rd in the range 28–31 are available for implementation-dependent uses (impl. dep. #8-V8-Cs20). For an RDasr instruction with rs1 in the range 28–31, the following are implementation dependent:

- the interpretation of bits 13:0 and 29:25 in the instruction
- whether the instruction is nonprivileged or privileged (impl. dep. #9-V8-Cs20), and
- whether an attempt to execute the instruction causes an *illegal\_instruction* exception.

**Note** | Ancillary state registers may include (for example) timer, counter, diagnostic, self-test, and trap-control registers.

**SPARC V8** | The SPARC V8 RDPSR, RDWIM, and RDTBR instructions do not **Compatibility** exist in the Oracle SPARC Architecture, since the PSR, WIM, and **Note** TBR registers do not exist.

See *[Ancillary State Registers](#page-63-0)* on page 48 for more detailed information regarding ASR registers.

**Exceptions.** An attempt to execute a RDasr instruction when any of the following conditions are true causes an illegal\_instruction exception:

- rs1 contains a reserved value (that is not assigned for implementation-dependent use)
- instruction bits 13:0 are nonzero

An attempt to execute aRDSTICK\_CMPR, or RDSOFTINT instruction in nonprivileged mode (PSTATE.priv = 0) causes a privileged\_opcode exception (impl. dep. #250-U3-Cs10).

Nonprivileged software can read the TICK register by using the RDTICK instruction, but only when nonprivileged access to TICK is enabled. If nonprivileged access is disabled, an attempt by nonprivileged software to read the TICK register using the RDTICK instruction causes a privileged\_action exception. See *Tick (*TICK*[\) Register \(ASR 4\)](#page-67-0)* on page 52 for details.

Nonprivileged software can read the STICK register by using the RDSTICK instruction, but only when nonprivileged access to STICK is enabled. If nonprivileged access is disabled, an attempt by nonprivileged software to read the STICK register causes a privileged\_action exception. See *[System](#page-71-0) Tick (*STICK*[\) Register \(ASR 24\)](#page-71-0)* on page 56 for details.

Privileged software can read the STICK register with the RDSTICK instruction, but only when privileged access to STICK is enabled by hyperprivileged software. An attempt by privileged software to read the STICK register when privileged access is disabled causes a *privileged\_action* exception. See *System Tick (*STICK*[\) Register \(ASR 24\)](#page-71-0)* on page 56 for details.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute a RDGSR instruction causes an  $fp$  disabled exception.

### **RDasr**

In nonprivileged mode (PSTATE.priv = 0), the following cause a *privileged\_action* exception:

- execution of RDTICK when nonprivileged access to TICK is disabled
- execution of RDSTICK when nonprivileged access to STICK is disabled

In privileged mode (PSTATE.priv = 1), the following cause a *privileged\_action* exception:

■ execution of RDTICK or RDSTICK when privileged access to TICK and STICK is disabled

**Implementation** | RDasr shares an opcode with MEMBAR; RDasr is distinguished **Note** | by  $rs1 = 15$  or  $rd = 0$  or  $(i = 0,$  and bit  $12 = 0$ ).

- *Exceptions* illegal\_instruction privileged\_opcode fp\_disabled privileged\_action
- *See Also* RDPR on [page 298](#page-313-0) WRasr on [page 357](#page-372-0)

<span id="page-313-0"></span>





*Description* The rs1 field in the instruction determines the privileged register that is read. There are MAXPTL copies of the TPC, TNPC, TT, and TSTATE registers. A read from one of these registers returns the value in the register indexed by the current value in the trap level register (TL). A read of TPC, TNPC, TT, or **TSTATE** when the trap level is zero  $(TL = 0)$  causes an *illegal\_instruction* exception.

> An attempt to execute a RDPR instruction when any of the following conditions exist causes an illegal\_instruction exception:

- instruction bits 13:0 are nonzero
- rs1 contains a reserved value (see above)
- $0 \leq$  rs1  $\leq$  3 (attempt to read TPC, TNPC, TSTATE, or TT register) while TL = 0 (current trap level is zero) and the virtual processor is in privileged mode.

**Implementation** | In nonprivileged mode, *illegal\_instruction* exception due to **Note**  $\vert 0 \le$  rs1 ≤ 3 and TL = 0 does not occur; the *privileged\_opcode* exception occurs instead.

An attempt to execute a RDPR instruction in nonprivileged mode (PSTATE.priv = 0) causes a privileged\_opcode exception.

### **RDPR**

Historical Note | On some early SPARC implementations, floating-point exceptions could cause deferred traps. To ensure that execution could be correctly resumed after handling a deferred trap, hardware provided a floating-point queue (FQ), from which the address of the trapping instruction could be obtained by the trap handler. The front of the FQ was accessed by executing a RDPR instruction with  $rs1 = 15$ . On Oracle SPARC Architecture implementations, all floating-point traps are precise. When one occurs, the address of a trapping instruction can be found by the trap handler in the TPC[TL], so no floating-point queue (FQ) is needed or implemented (impl. dep. #25-V8) and RDPR with rs1 = 15 generates an illegal\_instruction exception.

- *Exceptions* illegal\_instruction privileged\_opcode
- *See Also* RDasr on [page 295](#page-310-0) WRPR on [page 360](#page-375-0)

## <span id="page-315-0"></span>7.107 RESTORE



*Description* The RESTORE instruction restores the register window saved by the last SAVE instruction executed by the current process. The *in* registers of the old window become the *out* registers of the new window. The *in* and *local* registers in the new window contain the previous values.

> Furthermore, if and only if a fill trap is not generated, RESTORE behaves like a normal ADD instruction, except that the source operands R[rs1] or R[rs2] are read from the *old* window (that is, the window addressed by the original CWP) and the sum is written into R[rd] of the *new* window (that is, the window addressed by the new CWP).

> > **Note** | CWP arithmetic is performed modulo the number of implemented windows, N\_REG\_WINDOWS.

**Programming** | Typically, if a RESTORE instruction traps, the fill trap handler **Notes** returns to the trapped instruction to reexecute it. So, although the ADD operation is not performed the first time (when the instruction traps), it is performed the second time the instruction executes. The same applies to changing the CWP.

> There is a performance trade-off to consider between using SAVE/RESTORE and saving and restoring selected registers explicitly.

#### *Description (Effect on Privileged State)*

п

If a RESTORE instruction does not trap, it decrements the CWP (**mod** N\_REG\_WINDOWS) to restore the register window that was in use prior to the last SAVE instruction executed by the current process. It also updates the state of the register windows by decrementing CANRESTORE and incrementing CANSAVE.

If the register window to be restored has been spilled (CANRESTORE = 0), then a fill trap is generated. The trap vector for the fill trap is based on the values of OTHERWIN and WSTATE, as described in *[Trap Type for Spill/Fill Traps](#page-447-0)* on page 432. The fill trap handler is invoked with CWP set to point to the window to be filled, that is, old CWP – 1.

**Programming** | The vectoring of fill traps can be controlled by setting the value of **Note** the OTHERWIN and WSTATE registers appropriately.

> The fill handler normally will end with a RESTORED instruction followed by a RETRY instruction.

An attempt to execute a RESTORE instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

## **RESTORE**

#### *Exceptions* illegal\_instruction  $fill\_n\_normal$  ( $n = 0-7$ )  $fill\_n\_other$  ( $n = 0-7$ )

*See Also* SAVE on [page 307](#page-322-0)

## **RESTORED**

## <span id="page-317-0"></span>7.108 RESTORED





An attempt to execute a RESTORED instruction in nonprivileged mode (PSTATE.priv = 0) causes a privileged\_opcode exception.

*Exceptions* illegal\_instruction privileged\_opcode

 $\blacksquare$ 

П

*See Also* ALLCLEAN on [page 115](#page-130-0) INVALW on [page 225](#page-240-0) NORMALW on [page 280](#page-295-0) OTHERW on [page 282](#page-297-0) [SAVED on page 309](#page-324-0)

## 7.109 RETRY





*Description* The RETRY instruction restores the saved state from TSTATE[TL] (GL, CCR, ASI, PSTATE, and CWP), sets PC and NPC, and decrements TL. RETRY sets PC ← TPC[TL] and NPC ← TNPC[TL](normally, the values of PC and NPC saved at the time of the original trap).

> **Programming** | The DONE and RETRY instructions are used to return from **Note** privileged trap handlers.

If the saved TPC[TL] and TNPC[TL] were not altered by trap handler software, RETRY causes execution to resume at the instruction that originally caused the trap ("retrying" it).

Execution of a RETRY instruction in the delay slot of a control-transfer instruction produces undefined results.

If software writes invalid or inconsistent state to TSTATE before executing RETRY, virtual processor behavior during and after execution of the RETRY instruction is undefined.

When PSTATE.am = 1, the more-significant 32 bits of the target instruction address are masked out (set to 0) before being sent to the memory system.

**IMPL. DEP. #417-S10**: If *(1)* TSTATE[TL].pstate.am = 1 and *(2)* a RETRY instruction is executed (which sets PSTATE.am to '1' by restoring the value from TSTATE[TL].pstate.am to PSTATE.am), it is implementation dependent whether the RETRY instruction masks (zeroes) the more-significant 32 bits of the values it places into PC and NPC.

**Exceptions.** An attempt to execute the RETRY instruction when either of the following conditions is true causes an *illegal instruction* exception:

- instruction bits 18:0 are nonzero
- $\blacksquare$  TL = 0 and the virtual processor is in privileged mode (PSTATE.priv = 1)

An attempt to execute a RETRY instruction in nonprivileged mode (PSTATE.priv = 0) causes a privileged\_opcode exception.

**Implementation** | In nonprivileged mode, *illegal\_instruction* exception due to TL = 0 **Note** does not occur. The privileged\_opcode exception occurs instead, regardless of the current trap level (TL).

If the Trap on Control Transfer feature is implemented (impl. dep.  $\#450-S20$ ) and PSTATE.tct = 1, then RETRY generates a control transfer instruction exception instead of causing a control transfer. When a control\_transfer\_instruction trap occurs, PC (the address of the RETRY instruction) is stored in TPC[TL] and the value of NPC from before the RETRY was executed is stored in TNPC[TL]. The full 64-bit (nonmasked) PC and NPC values are stored in TPC[TL] and TNPC[TL], regardless of the value of PSTATE.am.

Note that since PSTATE.tct is automatically set to 0 during entry to a trap handler, the execution of a RETRY instruction at the end of a trap handler will not cause a *control\_transfer\_instruction* exception unless trap handler software has explicitly set PSTATE.tct to 1. During execution of the RETRY instruction, the value of PSTATE.tct is restored from TSTATE.

## **RETRY**

**Programming** | RETRY should *not* normally be used to return from the trap Note | handler for the control\_transfer\_instruction exception itself. See the DONE instruction on [page 144](#page-159-0) and *[Trap on Control](#page-83-0)*

*Transfer (*tct*)* [on page 68](#page-83-0).

*Exceptions* illegal\_instruction privileged\_opcode control\_transfer\_instruction (impl. dep. #450-S20)

*See Also* **DONE** on page 144

# 7.110 RETURN





*Description* The RETURN instruction causes a register-indirect delayed transfer of control to the target address and has the window semantics of a RESTORE instruction; that is, it restores the register window prior to the last SAVE instruction. The target address is " $R[rs1] + R[rs2]$ " if i = 0, or " $R[rs1]$  + sign\_ext(simm13)" if i = 1. Registers  $R[rs1]$  and  $R[rs2]$  come from the *old* window.

> Like other DCTIs, all effects of RETURN (including modification of CWP) are visible prior to execution of the delay slot instruction.

**Programming** | To reexecute the trapped instruction when returning from a user trap **Note** handler, use the RETURN instruction in the delay slot of a JMPL instruction, for example:



**Programming** | A routine that uses a register window may be structured either as: **Note** save %sp,-*framesize*, %sp

> . . . ret ! "ret" is shorthand for "jmpl %i7 + 8,%g0" restore : A useful instruction in the delay slot, such as ! "restore %o2,%l2,%o0" or as: save %sp, -*framesize*, %sp . . . return %i7 + 8 nop ! Instead of "nop", could do some useful work in the ! caller's window, for example, "or %o1,%o2,%o0"

An attempt to execute a RETURN instruction when bits 29:25 are nonzero causes an *illegal\_instruction* exception.

An attempt to execute a RETURN instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

A RETURN instruction may cause a window\_fill exception as part of its RESTORE semantics.

When  $\text{PSTATE}$ .am = 1, the more-significant 32 bits of the target instruction address are masked out (set to 0) before being sent to the memory system. However, if a control\_transfer\_instruction trap occurs, the full 64-bit (nonmasked) address of the RETURN instruction is written into TPC[TL].

A RETURN instruction causes a mem\_address\_not\_aligned exception if either of the two leastsignificant bits of the target address is nonzero.

If the Trap on Control Transfer feature is implemented (impl. dep.  $\#450$ -S20) and PSTATE.tct = 1, then RETURN generates a control\_transfer\_instruction exception instead of causing a control transfer.

### **RETURN**

*Exceptions* illegal\_instruction  $fill\_n\_normal$  ( $n = 0-7$ )  $fill\_n\_other$  ( $n = 0-7$ ) mem\_address\_not\_aligned control\_transfer\_instruction (impl. dep. #450-S20)

## <span id="page-322-0"></span>7.111 SAVE



*Description* The SAVE instruction provides the routine executing it with a new register window. The *out* registers from the old window become the *in* registers of the new window. The contents of the *out* and the *local* registers in the new window are zero or contain values from the executing process; that is, the process sees a clean window.

> Furthermore, if and only if a spill trap is not generated, SAVE behaves like a normal ADD instruction, except that the source operands R[rs1] or R[rs2] are read from the *old* window (that is, the window addressed by the original CWP) and the sum is written into R[rd] of the *new* window (that is, the window addressed by the new CWP).

> > **Note** | CWP arithmetic is performed modulo the number of implemented windows, N\_REG\_WINDOWS.

**Programming** | Typically, if a SAVE instruction traps, the spill trap handler **Notes** returns to the trapped instruction to reexecute it. So, although the ADD operation is not performed the first time (when the instruction traps), it is performed the second time the instruction executes. The same applies to changing the CWP. The SAVE instruction can be used to atomically allocate a new window in the register file and a new software stack frame in memory. There is a performance trade-off to consider between using SAVE/RESTORE and saving and restoring selected registers explicitly.

#### *Description (Effect on Privileged State)*

If a SAVE instruction does not trap, it increments the CWP (mod N REG WINDOWS) to provide a new register window and updates the state of the register windows by decrementing CANSAVE and incrementing CANRESTORE.

If the new register window is occupied (that is,  $CANSAVE = 0$ ), a spill trap is generated. The trap vector for the spill trap is based on the value of OTHERWIN and WSTATE. The spill trap handler is invoked with the CWP set to point to the window to be spilled (that is, old  $CWP + 2$ ).

An attempt to execute a SAVE instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

### **SAVE**

If CANSAVE  $\neq$  0, the SAVE instruction checks whether the new window needs to be cleaned. It causes a clean\_window trap if the number of unused clean windows is zero, that is, (CLEANWIN –  $CANRESTORE$ ) = 0. The *clean\_window* trap handler is invoked with the CWP set to point to the window to be cleaned (that is, old  $CWP + 1$ ).

**Programming** | The vectoring of spill traps can be controlled by setting the value **Note** of the OTHERWIN and WSTATE registers appropriately.

The spill handler normally will end with a SAVED instruction followed by a RETRY instruction.

*Exceptions* illegal\_instruction spill\_n\_normal  $(n = 0-7)$ spill\_n\_other  $(n = 0-7)$ clean\_window

*See Also* [RESTORE on page 300](#page-315-0)
# 7.112 SAVED





*Description* SAVED adjusts the state of the register-windows control registers.

SAVED increments CANSAVE. If OTHERWIN = 0, SAVED decrements CANRESTORE. If OTHERWIN  $\neq$  0, it decrements OTHERWIN.

**Programming** | Trap handler software for register window spills uses the SAVED **Notes** instruction to indicate that a window has been spilled successfully. Normal privileged software would probably not execute a SAVED instruction from trap level zero  $(TL = 0)$ . However, it is not illegal to do so and doing so does not cause a trap. Executing a SAVED instruction outside of a window spill trap

handler is likely to create an inconsistent window state. Hardware will not signal an exception, however, since maintaining a consistent window state is the responsibility of privileged software.

If (CANSAVE ≥ ( $N\_REG\_WINDOWS - 2$ )) or ((CANRESTORE = 0) **and** (OTHERWIN = 0)) just prior to П execution of a SAVED instruction, the subsequent behavior of the processor is undefined. In neither of these cases can SAVED generate a register window state that is both valid (see *[Register Window State](#page-79-0) Definition* [on page 64\)](#page-79-0) and consistent with the state prior to the SAVED.

> An attempt to execute a SAVED instruction when instruction bits 18:0 are nonzero causes an illegal\_instruction exception.

An attempt to execute a SAVED instruction in nonprivileged mode (PSTATE.priv = 0) causes a privileged\_opcode exception.

- *Exceptions* illegal\_instruction privileged\_opcode
- *See Also* ALLCLEAN on [page 115](#page-130-0) INVALW on [page 225](#page-240-0) NORMALW on [page 280](#page-295-0) OTHERW on [page 282](#page-297-0) [RESTORED on page 302](#page-317-0)

### **SDIV, SDIVcc (Deprecated)**

## 7.113 Signed Divide (64-bit ÷ 32-bit)

The SDIV and SDIVcc instructions are deprecated and should not be used in new software. The SDIVX instruction should be used instead.





*Description* The signed divide instructions perform 64-bit by 32-bit division, producing a 32-bit result. If i = 0, they compute " $(Y : R[rs1](31:0))$  +  $R[rs2](31:0)$ ". Otherwise (that is, if  $i = 1$ ), the divide instructions compute "(Y **::** R[rs1]{31:0}) ÷ (**sign\_ext**(simm13){31:0})". In either case, if overflow does not occur, the less significant 32 bits of the integer quotient are sign- or zero-extended to 64 bits and are written into R[rd].

The contents of the Y register are undefined after any 64-bit by 32-bit integer divide operation.

*Signed Divide* Signed divide (SDIV, SDIVcc) assumes a signed integer doubleword dividend (Y **::** lower 32 bits of R[rs1]) and a signed integer word divisor (lower 32 bits of R[rs2] or lower 32 bits of **sign\_ext**(simm13)) and computes a signed integer word quotient (R[rd]).

> Signed division rounds an inexact quotient toward zero. For example,  $-7 \div 4$  equals the rational quotient of –1.75, which rounds to –1 (not –2) when rounding toward zero.

The result of a signed divide can overflow the low-order 32 bits of the destination register R[rd] under certain conditions. When overflow occurs, the largest appropriate signed integer is returned as the quotient in R[rd]. The conditions under which overflow occurs and the value returned in R[rd] under those conditions are specified in TABLE 7-19.

**TABLE 7-19** SDIV / SDIVcc Overflow Detection and Value Returned

<b>Condition Under Which Overflow Occurs</b>	Value Returned in R[rd]
Rational quotient $\geq 2^{31}$	$2^{31}$ –1 (0000 0000 7FFF FFFF <sub>16</sub> )
Rational quotient $\leq -2^{31}$ – 1	$-2^{31}$ (FFFF FFFF 8000 0000 <sub>16</sub> )

When no overflow occurs, the 32-bit result is sign-extended to 64 bits and written into register R[rd].

### **SDIV, SDIVcc (Deprecated)**

SDIV does not affect the condition code bits. SDIVcc writes the integer condition code bits as shown in the following table. Note that negative (N) and zero (Z) are set according to the value of R[rd] after it has been set to reflect overflow, if any.



An attempt to execute an SDIV or SDIVcc instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.



*See Also* RDY on [page 295](#page-310-0) UDIV[cc] on [page 353](#page-368-0)

# 7.114 SETHI





*Description* SETHI zeroes the least significant 10 bits and the most significant 32 bits of R[rd] and replaces bits 31 through 10 of R[rd] with the value from its imm22 field.

SETHI does not affect the condition codes.

Some SETHI instructions with  $rd = 0$  have special uses:

- rd = 0 and imm22 = 0: defined to be a NOP instruction (described in *No Operation*)
- $\blacksquare$  rd = 0 and imm22  $\neq$  0 may be used to trigger hardware performance counters in some Oracle SPARC Architecture implementations (for details, see implementation-specific documentation).

**Programming Note** The most common form of 64-bit constant generation is creating stack offsets whose magnitude is less than 232. The code below can be used to create the constant  $0000 0000$  ABCD  $1234_{16}$ :

> sethi %hi(0xabcd1234),%o0 or %o0, 0x234, %o0

The following code shows how to create a negative constant. **Note**: The immediate field of the xor instruction is sign extended and can be used to place 1's in all of the upper 32 bits. For example, to set the negative constant FFFF FFFF ABCD 1234<sub>16</sub>:

sethi %hi(0x5432edcb),%o0! note 0x5432EDCB, not 0xABCD1234 xor %o0, 0x1e34, %o0! part of imm. overlaps upper bits

*Exceptions* None

#### **SHA1, SHA256, SHA512**

# 7.115 Secure Hash Operations **Crypto**

The Secure Hash instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementationaware runtime code generator).





#### *Description* The SHA1, SHA256, and SHA512 instructions support the Secure Hash Standard. This standard is available as FIPS-180-2 at http://nist.gov.

The SHA1, SHA256, and SHA512 instructions operate on 64-bit floating-point registers and process an entire 512-bit block (SHA1 or SHA256) or a 1024-bit block (SHA512). The locations of the Initalization Vector (IV), Data, and Result values in the floating-point register file are described below. To compute the hash over multiple blocks, the result from the previous hash instruction is used as the IV for the next block. Software must appropiately pad the final block as specified by the given algorithm.



If  $rd \neq 0$ ,  $rs1 \neq 0$ , or  $rs2 \neq 0$ , an attempt to execute a SHA1, SHA256, or SHA512 instruction causes an illegal\_instruction exception.

If CFR.sha1 =  $0$ , CFR.sha256 =  $0$ , or CFR.sha512 =  $0$ , an attempt to executea SHA1, SHA256, or SHA512 instruction (respectively) causes a compatibility\_feature exception.

#### **SHA1, SHA256, SHA512**

**Programming Note** Sofware *must* check that the corresponding capability bit in the CFR register (sha1, sha256, or sha512) = 1 before executing one of these instructions. If the corresponding capability bit in CFR= 0, then software should assume that an attempt to execute the hash instruction either (1) will generate an illegal\_instruction exception because it is not implemented in hardware, or (2) will execute, but perform some other operation. Therefore, if the corresponding capability bit in  $CFR = 0$ , software should perform the hash operation by other means, such as using a software implementation, a crypto coprocessor, or another set of instructions which implement the desired function.

*Exceptions* fp\_disabled

# 7.116 Set Interval Arithmetic Mode <u>wis 2</u>



*Exceptions* illegal\_instruction fp\_disabled

# 7.117 Shift





*Description* These instructions perform logical or arithmetic shift operations.

When  $i = 0$  and  $x = 0$ , the shift count is the least significant five bits of R[rs2]. When  $i = 0$  and  $x = 1$ , the shift count is the least significant six bits of R[rs2]. When  $i = 1$  and  $x = 0$ , the shift count is the immediate value specified in bits 0 through 4 of the instruction. When  $i = 1$  and  $x = 1$ , the shift count is the immediate value specified in bits 0 through 5 of the instruction.

TABLE 7-20 shows the shift count encodings for all values of i and x.

**TABLE 7-20** Shift Count Encodings



SLL and SLLX shift all 64 bits of the value in R[rs1] left by the number of bits specified by the shift count, replacing the vacated positions with zeroes, and write the shifted result to R[rd].

SRL shifts the low 32 bits of the value in R[rs1] right by the number of bits specified by the shift count. Zeroes are shifted into bit 31. The upper 32 bits are set to zero, and the result is written to R[rd].

SRLX shifts all 64 bits of the value in R[rs1] right by the number of bits specified by the shift count. Zeroes are shifted into the vacated high-order bit positions, and the shifted result is written to R[rd].

SRA shifts the low 32 bits of the value in R[rs1] right by the number of bits specified by the shift count and replaces the vacated positions with bit 31 of R[rs1]. The high-order 32 bits of the result are all set with bit 31 of R[rs1], and the result is written to R[rd].

SRAX shifts all 64 bits of the value in R[rs1] right by the number of bits specified by the shift count and replaces the vacated positions with bit 63 of R[rs1]. The shifted result is written to R[rd].

### **SLL / SRL / SRA**

No shift occurs when the shift count is 0, but the high-order bits are affected by the 32-bit shifts as noted above.

These instructions do not modify the condition codes.



An attempt to execute a SLL, SRL, or SRA instruction when instruction bits 11:5 are nonzero causes an illegal\_instruction exception.

An attempt to execute a SLLX, SRLX, or SRAX instruction when either of the following conditions exist causes an illegal\_instruction exception:

- $\blacksquare$  i = 0 or  $x = 0$  and instruction bits 11:5 are nonzero
- $\bullet$   $x = 1$  and instruction bits 11:6 are nonzero

*Exceptions* illegal\_instruction

# 7.118 Signed Multiply (32-bit)

The SMUL and SMULcc instructions are deprecated and should not be used in new software. The MULX instruction should be used instead.





*Description* The signed multiply instructions perform 32-bit by 32-bit multiplications, producing 64-bit results. They compute "R[rs1]{31:0} × R[rs2]{31:0}" if  $i = 0$ , or "R[rs1]{31:0} × **sign\_ext**(simm13){31:0}" if  $i = 1$ . They write the 32 most significant bits of the product into the Y register and all 64 bits of the product into R[rd].

> Signed multiply instructions (SMUL, SMULcc) operate on signed integer word operands and compute a signed integer doubleword product.

> SMUL does not affect the condition code bits. SMULcc writes the integer condition code bits, icc and xcc, as shown below.



**Note** | 32-bit negative (icc.n) and zero (icc.z) condition codes are set according to the *less* significant word of the product, not according to the full 64-bit result.

**Programming** 32-bit overflow after SMUL or SMULcc is indicated by **Notes** | Y ≠ (R[rd] >> 31), where ">>" indicates 32-bit arithmetic rightshift.

An attempt to execute a SMUL or SMULcc instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction

*See Also* UMUL[cc] on [page 355](#page-370-0)

#### **STB / STH / STW / STX**

# <span id="page-334-0"></span>7.119 Store Integer



† *synonyms:* stub, stsb ‡ *synonyms:* stuh, stsh ◊ *synonyms:* st, stuw, stsw



*Description* The store integer instructions (except store doubleword) copy the whole extended (64-bit) integer, the less significant word, the least significant halfword, or the least significant byte of R[rd] into memory.

> These instructions access memory using the implicit ASI (see [page 81\)](#page-96-0). The effective address for these instructions is " $R[rs1] + R[rs2]$ " if  $i = 0$ , or " $R[rs1] + sign\_ext(simm13)$ " if  $i = 1$ .

A successful store (notably, STX) integer instruction operates atomically.

An attempt to execute a store integer instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

Any of the following conditions cause a mem\_address\_not\_aligned exception:

- an attempt to execute STH when the effective address is not halfword-aligned
- an attempt to execute STW when the effective address is not word-aligned
- an attempt to execute STX when the effective address is not doubleword-aligned

*Exceptions* illegal\_instruction mem\_address\_not\_aligned VA\_watchpoint

*See Also* STTW on [page 337](#page-352-0)

#### **STBA / STHA / STWA / STXA**

## <span id="page-335-0"></span>7.120 Store Integer into Alternate Space



*Description* The store integer into alternate space instructions copy the whole extended (64-bit) integer, the less significant word, the least significant halfword, or the least significant byte of R[rd] into memory.

> Store integer to alternate space instructions contain the address space identifier (ASI) to be used for the store in the imm\_asi field if  $i = 0$ , or in the ASI register if  $i = 1$ . The effective address for these instructions is "R[rs1] + R[rs2]" if  $i = 0$ , or "R[rs1]+**sign\_ext**(simm13)" if  $i = 1$ .

A successful store (notably, STXA) instruction operates atomically.

In nonprivileged mode (PSTATE.priv = 0), if bit 7 of the ASI is 0, these instructions cause a privileged\_action exception. In privileged mode (PSTATE.priv = 1), if the ASI is in the range  $30_{16}$  to  $7F_{16}$ , these instructions cause a *privileged\_action* exception.

Any of the following conditions cause a mem\_address\_not\_aligned exception:

- an attempt to execute STHA when the effective address is not halfword-aligned
- an attempt to execute STWA when the effective address is not word-aligned
- an attempt to execute STXA when the effective address is not doubleword-aligned

STBA, STHA, and STWA can be used with any of the following ASIs, subject to the privilege mode rules described for the privileged\_action exception above. Use of any other ASI with these instructions causes a DAE\_invalid\_asi exception.



П

### **STBA / STHA / STWA / STXA**





STXA can be used with any ASI (including, but not limited to, the above two lists), unless it either (a) violates the privilege mode rules described for the privileged\_action exception above or (b) is used with any of the following ASIs, which causes a DAE\_invalid\_asi exception.



#### **V8 Compatibility** | The SPARC V8 STA instruction was renamed STWA in the **Note** SPARC V9 architecture.

*Exceptions* mem\_address\_not\_aligned (all except STBA) privileged\_action VA\_watchpoint DAE\_invalid\_asi DAE\_privilege\_violation DAE\_nfo\_page

#### П

*See Also* LDA on [page 228](#page-243-0) STTWA on [page 339](#page-354-0)

## <span id="page-337-0"></span>7.121 Block Store <u>vis i</u>

The STBLOCKF<sup>D</sup> instructions are deprecated and should not be used in new software. A sequence of STDF instructions should be used instead.

The STBLOCKF<sup>D</sup> instruction is intended to be a processor-specific instruction, which may or may not be implemented in future Oracle SPARC Architecture implementations. Therefore, it currently should only be used in platformspecific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* A block store instruction references one of several special block-transfer ASIs. Block-transfer ASIs allow block stores to be performed accessing the same address space as normal stores. Little-endian ASIs (those with an 'L' suffix) access data in little-endian format; otherwise, the access is assumed to be big-endian. Byte swapping is performed separately for each of the eight double-precision registers accessed by the instruction.

**Programming** | The block store instruction, STBLOCKF<sup>D</sup>, and its companion,

**Note** LDBLOCKF<sup>D</sup>, were originally defined to provide a fast mechanism for block-copy operations. However, in modern implementations they are rarely much faster than a sequence of regular loads and stores, so are now deprecated.

### **STBLOCKF (deprecated)**

STBLOCKF<sup>D</sup> stores data from the eight double-precision floating-point registers specified by rd to a 64-byte-aligned memory area. The lowest-addressed eight bytes in memory are stored from the lowest-numbered double-precision rd.

While a STBLOCKF<sup>D</sup> operation is in progress, any of the following values may be observed in a destination doubleword memory locations: (1) the old data value, (2) zero, or (3) the new data value. When the operation is complete, only the new data values will be seen.

**Compatibility** | Software written for older UltraSPARC implementations that **Note** reads data being written by STBLOCKF<sup>D</sup> instructions may or may not allow for case (2) above. Such software should be checked to verify that either it always waits for STBLOCKF<sup>D</sup> to complete before reading the values written, or that it will operate correctly if an intermediate value of zero (not the "old" or "new" data values) is observed while the STBLOCKF<sup>D</sup> operation is in progress.

A Block Store only guarantees atomicity for each 64-bit (8-byte) portion of the 64 bytes that it stores.

A Block Store with Commit forces the data to be written to memory and invalidates copies in all caches present. As a result, a Block Store with Commit maintains coherency with the I-cache<sup>1</sup>. It does not, however, flush instructions that have already been fetched into the pipeline before executing the modified code. If a Block Store with Commit is used to write modified instructions, a FLUSH instruction must still be executed to guarantee that the instruction pipeline is flushed. (See *[Synchronizing Instruction and Data Memory](#page-409-0)* on page 394 for more information.)

ASIs  $E0_{16}$  and  $E1_{16}$  are only used for block store-with-commit operations; they are not available for use by block load operations. See *[Block Load and Store ASIs](#page-425-0)* on page 410 for more information.

Software should assume the following (where "load operation" includes load, load-store, and LDBLOCKF<sup>D</sup> instructions and "store operation" includes store, load-store, and STBLOCKF<sup>D</sup> instructions):

- A STBLOCKF<sup>D</sup> does not follow memory ordering with respect to earlier or later load operations. If there is overlap between the addresses of destination memory locations of a STBLOCKF<sup>D</sup> and the source address of a later load operation, the load operation may receive incorrect data. Therefore, if ordering with respect to later load operations is important, a MEMBAR #StoreLoad instruction must be executed between the STBLOCKF<sup>D</sup> and subsequent load operations.
- A STBLOCKF<sup>D</sup> does not follow memory ordering with respect to earlier or later store operations. Those instructions' data may commit to memory in a different order from the one in which those instructions were issued. Therefore, if ordering with respect to later store operations is important, a MEMBAR #StoreStore instruction must be executed between the STBLOCKF<sup>D</sup> and subsequent store operations.
- STBLOCKFs do not follow register dependency interlocks, as do ordinary stores.

**Programming** | STBLOCKF<sup>D</sup> is intended to be a processor-specific instruction **Note** (see the warning at the top of [page 322\)](#page-337-0). If STBLOCKF<sup>D</sup> *must* be used in software intended to be portable across current and previous processor implementations, then it must be coded to work in the face of any implementation variation that is permitted by implementation dependency #411-S10, described below.

**IMPL. DEP. #411-S10**: The following aspects of the behavior of the block store (STBLOCKF<sup>D</sup>) instruction are implementation dependent:

- $\blacksquare$  The memory ordering model that STBLOCKF<sup>D</sup> follows (other than as constrained by the rules outlined above).
- Whether VA\_watchpoint exceptions are recognized on accesses to all 64 bytes of the STBLOCKF<sup>D</sup> (the recommended behavior), or only on accesses to the first eight bytes.

 $^{1}$ . Even if all data stores on a given implementation coherently update the instruction cache (see page 389), stores (other than Block Store with Commit) on SPARC V9 implementations in general do *not* maintain coherency between instruction and data caches.

#### **STBLOCKF (deprecated)**

- $\blacksquare$  Whether STBLOCKFs to non-cacheable (TTE.cp = 0) pages execute in strict program order or not. If not, a STBLOCKF<sup>D</sup> to a non-cacheable page causes an *illegal\_instruction* exception.
- Whether STBLOCKF<sup>D</sup> follows register dependency interlocks (as ordinary stores do).
- Whether a non-Commit STBLOCKF<sup>D</sup> forces the data to be written to memory and invalidates copies in all caches present (as the Commit variants of STBLOCKF<sup>D</sup> do).
- Any other restrictions on the behavior of STBLOCKF<sup>D</sup>, as described in implementation-specific documentation.

**Exceptions.** An illegal\_instruction exception occurs if the source floating-point registers are not aligned on an eight-register boundary.

If the FPU is not enabled (FPRS.fef =  $0$  or PSTATE.pef =  $0$ ) or if no FPU is present, an attempt to execute a STBLOCKF<sup>D</sup> instruction causes an fp\_disabled exception.

If the least significant 6 bits of the memory address are not all zero, a mem\_address\_not\_aligned exception occurs.

In nonprivileged mode (PSTATE.priv = 0), if bit 7 of the ASI is 0 (ASIs  $16_{16}$ ,  $17_{16}$ ,  $1E_{16}$ , and  $1F_{16}$ ), STBLOCKF<sup>D</sup> causes a *privileged\_action* exception.

An access caused by STBLOCKF<sup>D</sup> may trigger a VA\_watchpoint exception (impl. dep. #411-S10).

**Implementation** STBLOCKF<sup>D</sup> shares an opcode with the STDFA, STPARTIALF, **Note** and STSHORTF instructions; they are distinguished by the ASI used.

- *Exceptions* illegal\_instruction fp\_disabled mem\_address\_not\_aligned privileged\_action VA\_watchpoint (impl. dep. #411-S10) DAE\_privilege\_violation DAE\_nfo\_page
- *See Also* LDBLOCKF<sup>D</sup> on [page 230](#page-245-0) STDF on [page 325](#page-340-0)

#### **STF / STDF / STQF**

## <span id="page-340-0"></span>7.122 Store Floating-Point



† Encoded floating-point register value, as described on page 51.



#### *Description* The store single floating-point instruction (STF) copies the contents of the 32-bit floating-point register  $F_S$ [rd] into memory.

The store double floating-point instruction (STDF) copies the contents of 64-bit floating-point register  $F<sub>D</sub>[rd]$  into a word-aligned doubleword in memory. The unit of atomicity for STDF is 4 bytes (one word).

The store quad floating-point instruction (STQF) copies the contents of 128-bit floating-point register  $F_{\Omega}$ [rd] into a word-aligned quadword in memory. The unit of atomicity for STQF is 4 bytes (one word).

These instruction access memory using the implicit ASI (see [page 81\)](#page-96-0). The effective address for these instructions is " $R[rs1] + R[rs2]$ " if  $i = 0$ , or " $R[rs1] + sign\_ext(simm13]$ " if  $i = 1$ .

**Exceptions.** An attempt to execute a STF or STDF instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

If the floating-point unit is not enabled (FPRS.fef = 0 or PSTATE.pef = 0) or if the FPU is not present, then an attempt to execute a STF or STDF instruction causes an fp\_disabled exception.

Any of the following conditions cause an exception:

- an attempt to execute STF, STDF, or STQF when the effective address is not word-aligned causes a mem\_address\_not\_aligned exception
- an attempt to execute STDF when the effective address is word-aligned but not doublewordaligned causes an STDF\_mem\_address\_not\_aligned exception. In this case, trap handler software must emulate the STDF instruction and return (impl. dep. #110-V9-Cs10(a)).
- an attempt to execute STQF when the effective address is word-aligned but not quadword-aligned causes an STQF\_mem\_address\_not\_aligned exception. In this case, trap handler software must emulate the STQF instruction and return (impl. dep. #112-V9-Cs10(a)).

**Programming** | Some compilers issued sequences of single-precision stores for **Note** SPARC V8 processor targets when the compiler could not determine whether doubleword or quadword operands were properly aligned. For SPARC V9, since emulation of misaligned stores is expected to be fast, compilers should issue sets of singleprecision stores only when they can determine that double- or quadword operands are *not* properly aligned.

### **STF / STDF / STQF**

An attempt to execute an STQF instruction when  $rd\{1\} \neq 0$  causes an fp\_exception\_other (FSR.ftt = invalid\_fp\_register) exception.

**Implementation** | Since Oracle SPARC Architecture 2011 processors do not **Note** implement in hardware instructions (including STQF) that refer to quad-precision floating-point registers, the STQF\_mem\_address\_not\_aligned and fp\_exception\_other (with FSR.ftt = invalid\_fp\_register) exceptions do not occur in hardware. However, their effects must be emulated by software when the instruction causes an *illegal\_instruction* exception and subsequent trap.

*Exceptions* illegal\_instruction fp\_disabled STDF\_mem\_address\_not\_aligned STQF\_mem\_address\_not\_aligned (not used in Oracle SPARC Architecture 2011) mem\_address\_not\_aligned  $fp\_exception\_other$  (FSR.ftt = invalid\_fp\_register (STQF only)) VA\_watchpoint DAE\_privilege\_violation DAE\_nfo\_page

*See Also [Load Floating-Point Register](#page-248-0)* on page 233 *Block Store* [on page 322](#page-337-0) *[Store Floating-Point into Alternate Space](#page-342-0)* on page 327 *[Store Floating-Point State Register \(Lower\)](#page-345-0)* on page 330 *[Store Short Floating-Point](#page-350-0)* on page 335 DAE\_invalid\_asi *e*DAE\_invalid\_asi *[eStore Partial Floating-Point](#page-347-0)* on page 332 *[Store Floating-Point State Register](#page-356-0)* on page 341

# <span id="page-342-0"></span>7.123 Store Floating-Point into Alternate Space



† Encoded floating-point register value, as described on page 51.



*Description* The store single floating-point into alternate space instruction (STFA) copies the contents of the 32-bit floating-point register  $F_S$ [rd] into memory.

> The store double floating-point into alternate space instruction (STDFA) copies the contents of 64-bit floating-point register  $F<sub>D</sub>[rd]$  into a word-aligned doubleword in memory. The unit of atomicity for STDFA is 4 bytes (one word).

> The store quad floating-point into alternate space instruction (STQFA) copies the contents of 128-bit floating-point register  $F_Q[rd]$  into a word-aligned quadword in memory. The unit of atomicity for STQFA is 4 bytes (one word).

> Store floating-point into alternate space instructions contain the address space identifier (ASI) to be used for the load in the imm\_asi field if  $i = 0$  or in the ASI register if  $i = 1$ . The effective address for these instructions is " $R[rs1] + R[rs2]$ " if  $i = 0$ , or " $R[rs1] + sign\_ext(simm13]$ " if  $i = 1$ .

**Programming** | Some compilers issued sequences of single-precision stores for **Note** SPARC V8 processor targets when the compiler could not determine whether doubleword or quadword operands were properly aligned. For SPARC V9, since emulation of misaligned stores is expected to be fast, compilers should issue sets of singleprecision stores only when they can determine that double- or quadword operands are *not* properly aligned.

**Exceptions.** If the floating-point unit is not enabled ( $FPRS.$  fef = 0 or  $PSTATE.$  pef = 0) or if the  $FPU$ is not present, then an attempt to execute a STFA or STDFA instruction causes an fp\_disabled exception.

Any of the following conditions cause an exception:

- an attempt to execute STFA, STDFA, or STQFA when the effective address is not word-aligned causes a mem\_address\_not\_aligned exception
- an attempt to execute STDFA when the effective address is word-aligned but not doublewordaligned causes an STDF\_mem\_address\_not\_aligned exception. In this case, trap handler software must emulate the STDFA instruction and return (impl. dep. #110-V9-Cs10(a)).
- an attempt to execute STQFA when the effective address is word-aligned but not quadwordaligned causes an STQF\_mem\_address\_not\_aligned exception. In this case, trap handler software must emulate the STQFA instruction and return (impl. dep. #112-V9-Cs10(a)).

#### **STFA / STDFA / STQFA**

**Implementation** | STDFA shares an opcode with the STBLOCKF<sup>D</sup>, STPARTIALF, **Note** and STSHORTF instructions; they are distinguished by the ASI used.

An attempt to execute an STQFA instruction when  $rd{1} \neq 0$  causes an fp\_exception\_other  $(FSR.fit = invalid_f<sub>p\_register</sub>)$  exception.

**Implementation** | Since Oracle SPARC Architecture 2011 processors do not **Note** | implement in hardware instructions (including STQFA) that refer to quad-precision floating-point registers, the STQF\_mem\_address\_not\_aligned and fp\_exception\_other (with FSR.ftt = invalid\_fp\_register) exceptions do not occur in hardware. However, their effects must be emulated by software when the instruction causes an *illegal\_instruction* exception and subsequent trap.

In nonprivileged mode (PSTATE.priv = 0), if bit 7 of the ASI is 0, this instruction causes a privileged\_action exception. In privileged mode (PSTATE.priv = 1), if the ASI is in the range  $30_{16}$  to  $7F_{16}$ , this instruction causes a *privileged\_action* exception.

STFA and STQFA can be used with any of the following ASIs, subject to the privilege mode rules described for the *privileged* action exception above. Use of any other ASI with these instructions causes a DAE\_invalid\_asi exception.



STDFA can be used with any of the following ASIs, subject to the privilege mode rules described for the *privileged\_action* exception above. Use of any other ASI with the STDFA instruction causes a DAE\_invalid\_asi exception.



П

## **STFA / STDFA / STQFA**



DAE\_invalid\_asi *e*DAE\_invalid\_asi *[eStore Partial Floating-Point](#page-347-0)* on page 332

*[Store Floating-Point](#page-340-0)* on page 325 *[Store Short Floating-Point](#page-350-0)* on page 335

## <span id="page-345-0"></span>7.124 Store Floating-Point State Register (Lower)

The STFSR instruction is deprecated and should not be used in new software. The STXFSR instruction should be used instead.





*Description* The Store Floating-point State Register (Lower) instruction (STFSR) waits for any currently executing FPop instructions to complete, and then it writes the less-significant 32 bits of FSR into memory.

After writing the FSR to memory, STFSR zeroes FSR.ftt

**V9 Compatibility** FSR.ftt should not be zeroed until it is known that the store will **Note** not cause a precise trap.

STFSR accesses memory using the implicit ASI (see [page 81](#page-96-0)). The effective address for this instruction is "R[rs1] + R[rs2]" if  $i = 0$ , or "R[rs1] +  $sign\_ext$  (simm13)" if  $i = 1$ .

An attempt to execute a STFSR instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

If the floating-point unit is not enabled ( $FPRS.fef = 0$  or  $PSTATE.pef = 0$ ) or if the FPU is not present, then an attempt to execute a STFSR instruction causes an fp\_disabled exception.

STFSR causes a *mem\_address\_not\_aligned* exception if the effective memory address is not wordaligned.

**V9 Compatibility** | Although STFSR is deprecated, Oracle SPARC Architecture **Note** implementations continue to support it for compatibility with existing SPARC V8 software. The STFSR instruction is defined to store only the less-significant 32 bits of the FSR into memory, while STXFSR allows SPARC V9 software to store all 64 bits of the FSR.

**Implementation** STFSR shares an opcode with the STXFSR instruction (and **Note** possibly with other implementation-dependent instructions); they are differentiated by the instruction rd field. An attempt to execute the  $op = 10<sub>2</sub>$ ,  $op3 = 100101<sub>2</sub>$  opcode with an invalid rd value causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction fp\_disabled mem\_address\_not\_aligned VA\_watchpoint DAE\_privilege\_violation DAE\_nfo\_page

## **STFSR (Deprecated)**

*See Also [Store Floating-Point](#page-340-0)* on page 325 *[Store Floating-Point State Register](#page-356-0)* on page 341

#### **STPARTIALF**

## <span id="page-347-0"></span> $7.125$  pae\_invalid\_asieDAE\_invalid\_asie ${\rm Store}$   ${\rm Partial}$   ${\rm Floating}$ - ${\rm Point}$   $\overline{\rm vis1}$





*Description* The partial store instructions are selected by one of the partial store ASIs with the STDFA instruction.

Two 32-bit, four 16-bit, or eight 8-bit values from the 64-bit floating-point register  $F<sub>D</sub>[rd]$  are conditionally stored at the address specified by R[rs1], using the mask specified in R[rs2]. STPARTIALF has the effect of merging selected data from its source register,  $F_D[rd]$ , into the existing data at the corresponding destination memory locations.

The mask value in R[rs2] has the same format as the result specified by the edge-handling and pixel compare instructions (see *[Edge Handling Instructions \(no CC\)](#page-162-0)* on page 147, *[Partitioned Signed Compare](#page-216-0)* on [page 201](#page-216-0), and *[Partitioned Unsigned Compare](#page-218-0)* on page 203). The most significant bit of the mask (not of

#### **PARTIALF**

the entire register) corresponds to the most significant part of  $F<sub>D</sub>[rd]$ . The data is stored in little-endian form in memory if the ASI name has an "L" (or "\_LITTLE") suffix; otherwise, it is stored in big-endian format.



**FIGURE 7-45** Mask Format for Partial Store

#### **Exceptions.**

**IMPL. DEP. #**\_\_: It is implementation-dependent whether any of the following exceptions are suppressed when the store-mask in  $R[rs2] = 0$ . In particular, a store mask with value 0 may or may not prevent a mem\_address\_not\_aligned exception or data access exception from occuring, if the conditions for triggering such an exception are otherwise met.

A Partial Store instruction can cause a virtual watchpoint exception when the following conditions are met:

- The virtual address in  $R[rs1]$  matches the address in the VA Data Watchpoint Register.
- The byte store mask in  $R[rs2]$  indicates that a byte, halfword or word is to be stored.
- The Virtual (Physical) Data Watchpoint Mask in ASI\_DCU\_WATCHPOINT\_CONTROL\_REG indicates that one or more of the bytes to be stored at the watched address is being watched.

For data watchpoints of partial stores in Oracle SPARC Architecture 2011, the byte store mask (R[rs2]) in the Partial Store instruction is ignored, and a watchpoint exception can occur even if the mask is zero (that is, no data will be written to memory). The ASI\_DCU\_WATCHPOINT\_CONTROL\_REG Data Watchpoint masks are only checked for nonzero value (watchpoint enabled) (impl. dep. #249).

An attempt to execute a STPARTIALF instruction when  $i = 1$  causes an *illegal\_instruction* exception.

If the floating-point unit is not enabled ( $FPRS.fef = 0$  or  $PSTATE.pef = 0$ ) or if the FPU is not present, then an attempt to execute a STPARTIALF instruction causes an fp\_disabled exception.

Any of the following conditions cause an exception:

■ an attempt to execute STPARTIALF when the effective address is not word-aligned causes a mem\_address\_not\_aligned exception

#### **STPARTIALF**

■ an attempt to execute STPARTIALF when the effective address is word-aligned but not doubleword-aligned causes an STDF\_mem\_address\_not\_aligned exception. In this case, trap handler software must emulate the STPARTIALF instruction and return.

**IMPL. DEP. #249-U3-Cs10**: For an STPARTIAL instruction, the following aspects of data watchpoints are implementation dependent: (a) whether data watchpoint logic examines the byte store mask in R[rs2] or it conservatively behaves as if every Partial Store always stores all 8 bytes, and (b) whether data watchpoint logic examines individual bits in the Virtual (Physical) Data Watchpoint Mask in the LSU Control register DCUCR to determine which bytes are being watched or (when the Watchpoint Mask is nonzero) it conservatively behaves as if all 8 bytes are being watched.

ASIs  $C0_{16}$ – $C5_{16}$  and  $C8_{16}$ – $CD_{16}$  are only used for partial store operations. In particular, they should not be used with the LDDFA instruction; however, if any of them *is* used, the resulting behavior is specified in the LDDFA instruction description on [page 237](#page-252-0).

**Implementation** STPARTIALF shares an opcode with the STBLOCKFD, STDFA, **Note** and STSHORTF instructions; they are distinguished by the ASI used.

*Exceptions* illegal\_instruction fp\_disabled mem\_address\_not\_aligned VA\_watchpoint (see text) DAE\_privilege\_violation DAE\_nc\_page DAE\_nfo\_page

П

П

## <span id="page-350-0"></span>7.126 Store Short Floating-Point  $\overline{\text{visi}}$





*Description* The short floating-point store instruction allows 8- and 16-bit stores to be performed from the floatingpoint registers. Short stores access the low-order 8 or 16 bits of the register.

> Little-endian ASIs transfer data in little-endian format from memory; otherwise, memory is assumed to be big-endian. Short floating-point stores are typically used with the FALIGNDATAg instruction to assemble or store 64 bits on noncontiguous components.

**Implementation** | STSHORTF shares an opcode with the STBLOCKF<sup>D</sup>, STDFA, **Note** and STPARTIALF instructions; they are distinguished by the ASI used.

If the floating-point unit is not enabled ( $FPRS.$  fef = 0 or  $PSTATE.$  pef = 0) or if the FPU is not present, then an attempt to execute a STSHORTF instruction causes an fp\_disabled exception.

An 8-bit STSHORTF (using ASI  $D0_{16}$ ,  $D1_{16}$ ,  $D8_{16}$ , or  $D9_{16}$ ) can be performed to an arbitrary memory address (no alignment requirement).

An attempt to execute a 16-bit STSHORTF (using ASI  $D2_{16}$ ,  $D3_{16}$ ,  $D4_{16}$ , or  $D8_{16}$ ) when the effective address is not halfword-aligned causes a mem\_address\_not\_aligned exception.

*Exceptions* fp\_disabled mem\_address\_not\_aligned VA\_watchpoint DAE\_privilege\_violation DAE\_nfo\_page

### **STSHORTF**

*See Also* LDSHORTF on [page 240](#page-255-0) *[Align Data \(using](#page-166-0)* GSR*.*align*)* on page 151

# <span id="page-352-0"></span>7.127 Store Integer Twin Word

The STTW instruction is deprecated and should not be used in new software. The STX instruction should be used instead.



 † The original assembly language syntax for this instruction used an "std" instruction mnemonic, which is now deprecated. Over time, assemblers will support the new "sttw" mnemonic for this instruction. In the meantime, some existing assemblers may only recognize the original "std" mnemonic.



*Description* The store integer twin word instruction (STTW) copies two words from an R register pair into memory. The least significant 32 bits of the even-numbered R register are written into memory at the effective address, and the least significant 32 bits of the following odd-numbered R register are written into memory at the "effective address + 4".

> The least significant bit of the rd field of a store twin word instruction is unused and should always be set to 0 by software.

> STTW accesses memory using the implicit ASI (see [page 81\)](#page-96-0). The effective address for this instruction is "R[rs1] + R[rs2]" if  $i = 0$ , or "R[rs1] + **sign\_ext**(simm13)" if  $i = 1$ .

A successful store twin word instruction operates atomically.

**IMPL. DEP. #108-V9a:** It is implementation dependent whether STTW is implemented in hardware. If not, an attempt to execute it will cause an *unimplemented\_STTW* exception. (STTW is implemented in hardware in all Oracle SPARC Architecture 2011 implementations.)

An attempt to execute an STTW instruction when either of the following conditions exist causes an illegal\_instruction exception:

- destination register number rd is an odd number (is misaligned)
- $i = 0$  and instruction bits 12:5 are nonzero

STTW causes a mem\_address\_not\_aligned exception if the effective address is not doublewordaligned.

With respect to little-endian memory, an STTW instruction behaves as if it is composed of two 32-bit stores, each of which is byte-swapped independently before being written into its respective destination memory word.

# **STTW (Deprecated)**



 $\blacksquare$ 

## <span id="page-354-0"></span>7.128 Store Integer Twin Word into Alternate Space

The STTWA instruction is deprecated and should not be used in new software. The STXA instruction should be used instead.



† The original assembly language syntax for this instruction used an "stda" instruction mnemonic, which is now deprecated. Over time, assemblers will support the new "sttwa" mnemonic for this instruction. In the meantime, some existing assemblers may only recognize the original "stda" mnemonic.

 $\ddagger$  **Y3** for restricted ASIs (00<sub>16</sub>-7F<sub>16</sub>); **D2** for unrestricted ASIs (80<sub>16</sub>-FF<sub>16</sub>)



*Description* The store twin word integer into alternate space instruction (STTWA) copies two words from an R register pair into memory. The least significant 32 bits of the even-numbered R register are written into memory at the effective address, and the least significant 32 bits of the following odd-numbered R register are written into memory at the "effective address + 4".

> The least significant bit of the rd field of an STTWA instruction is unused and should always be set to 0 by software.

> Store integer twin word to alternate space instructions contain the address space identifier (ASI) to be used for the store in the imm\_asi field if  $i = 0$ , or in the ASI register if  $i = 1$ . The effective address for these instructions is " $R[rs1] + R[rs2]$ " if  $i = 0$ , or " $R[rs1] + sign\_ext$ (simm13)" if  $i = 1$ .

A successful store twin word instruction operates atomically.

With respect to little-endian memory, an STTWA instruction behaves as if it is composed of two 32-bit stores, each of which is byte-swapped independently before being written into its respective destination memory word.

**IMPL. DEP. #108-V9b:** It is implementation dependent whether STTWA is implemented in hardware. If not, an attempt to execute it will cause an unimplemented\_STTW exception. (STTWA is implemented in hardware in all Oracle SPARC Architecture 2011 implementations.)

An attempt to execute an STTWA instruction with a misaligned (odd) destination register number rd causes an illegal\_instruction exception.

STTWA causes a mem\_address\_not\_aligned exception if the effective address is not doublewordaligned.

In nonprivileged mode (PSTATE.priv = 0), if bit 7 of the ASI is 0, this instruction causes a privileged\_action exception. In privileged mode (PSTATE.priv = 1), if the ASI is in the range  $30_{16}$  to  $7F_{16}$ , this instruction causes a *privileged\_action* exception.

#### **STTWA (Deprecated)**

STTWA can be used with any of the following ASIs, subject to the privilege mode rules described for the *privileged\_action* exception above. Use of any other ASI with this instruction causes a DAE\_invalid\_asi exception (impl. dep. #300-U4-Cs10).



**Programming** | Nontranslating ASIs (see [page 397](#page-412-0)) may only be accessed using **Note** STXA (not STTWA) instructions. If an STTWA referencing a nontranslating ASI is executed, per the above table, it generates a DAE\_invalid\_asi exception (impl. dep. #300-U4-Cs10).

**Programming** | STTWA is provided for compatibility with SPARC V8. It may **Notes** execute slowly on SPARC V9 machines because of data path and register-access difficulties. Therefore, software should avoid using STTWA. If STTWA is emulated in software, an STXA instruction should

be used for Emulation software should examine TSTATE[TL].pstate.cle (and, if appropriate, TTE.ie) to determine the endianness of the emulated memory access.

Note that the value of TTE.ie is not saved during a trap. Therefore, if it is examined in the emulation trap handler, that should be done as quickly as possible, to minimize the window of time during which the value of TTE.ie could possibly be changed from the value it had at the time of the attempted execution of STTWA.

*Exceptions* unimplemented\_STTW illegal\_instruction mem\_address\_not\_aligned privileged\_action VA\_watchpoint DAE\_invalid\_asi DAE\_privilege\_violation DAE\_nfo\_page

See Also STWA/STXA on [page 320](#page-335-0) STTW on [page 337](#page-352-0)

# <span id="page-356-0"></span>7.129 Store Floating-Point State Register





*Description* The store floating-point state register instruction (STXFSR) waits for any currently executing FPop instructions to complete, and then it writes all 64 bits of the FSR into memory.

STXFSR zeroes FSR.ftt after writing the FSR to memory.

**Implementation** FSR.ftt should not be zeroed by STXFSR until it is known that the **Note** store will not cause a precise trap.

STXFSR accesses memory using the implicit ASI (see [page 81](#page-96-0)). The effective address for this instruction is " $R[rs1] + R[rs2]$ " if  $i = 0$ , or " $R[rs1] + sign\_ext(simm13)$ " if  $i = 1$ .

**Exceptions.** An attempt to execute a STXFSR instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

If the floating-point unit is not enabled ( $FPRS.$  fef = 0 or  $PSTATE.$  pef = 0) or if the FPU is not present, then an attempt to execute a STXFSR instruction causes an fp\_disabled exception.

If the effective address is not doubleword-aligned, an attempt to execute an STXFSRinstruction causes a mem\_address\_not\_aligned exception.

**Implementation** STXFSR shares an opcode with the (deprecated) STFSR **Note** instruction (and possibly with other implementation-dependent instructions); they are differentiated by the instruction rd field. An attempt to execute the  $op = 10<sub>2</sub>$ ,  $op3 = 100101<sub>2</sub>$  opcode with

- an invalid rd value causes an illegal\_instruction exception.
- *Exceptions* illegal\_instruction fp\_disabled mem\_address\_not\_aligned VA\_watchpoint DAE\_privilege\_violation DAE\_nfo\_page

*See Also [Load Floating-Point State Register](#page-266-0)* on page 251 *[Store Floating-Point](#page-340-0)* on page 325 *[Store Floating-Point State Register \(Lower\)](#page-345-0)* on page 330

# 7.130 Subtract





*Description* These instructions compute "R[rs1] – R[rs2]" if i = 0, or

" $R[rs1]$  – sign\_ext(simm13)" if  $i = 1$ , and write the difference into  $R[rd]$ .

SUBC and SUBCcc ("SUBtract with carry") also subtract the CCR register's 32-bit carry (icc.c) bit; that is, they compute " $R[rs1] - R[rs2] - icc.c"$  or

"R[rs1] – **sign\_ext**(simm13) – icc.c" and write the difference into R[rd].

SUBcc and SUBCcc modify the integer condition codes (CCR.icc and CCR.xcc). A 32-bit overflow (CCR.icc.v) occurs on subtraction if bit 31 (the sign) of the operands differs and bit 31 (the sign) of the difference differs from R[rs1]{31}. A 64-bit overflow (CCR.xcc.v) occurs on subtraction if bit 63 (the sign) of the operands differs and bit 63 (the sign) of the difference differs from R[rs1]{63}.

**Programming** | A SUBcc instruction with rd = 0 can be used to effect a signed or **Notes** unsigned integer comparison. See the cmp synthetic instruction in Appendix C, *[Assembly Language Syntax](#page-500-0)*.

SUBC and SUBCcc read the 32-bit condition codes' carry bit (CCR.icc.c), not the 64-bit condition codes' carry bit (CCR.xcc.c).

An attempt to execute a SUB instruction when i = 0 and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction

## **SWAP (Deprecated)**

## 7.131 Swap Register with Memory

The SWAP instruction is deprecated and should not be used in new software. The CASA or CASXA instruction should be used instead.





*Description* SWAP exchanges the less significant 32 bits of R[rd] with the contents of the word at the addressed memory location. The upper 32 bits of R[rd] are set to 0. The operation is performed atomically, that is, without allowing intervening interrupts or deferred traps. In a multiprocessor system, two or more virtual processors executing CASA, CASXA, SWAP, SWAPA, LDSTUB, or LDSTUBA instructions addressing any or all of the same doubleword simultaneously are guaranteed to execute them in an undefined, but serial, order.

> SWAP accesses memory using the implicit ASI (see [page 81](#page-96-0)). The effective address for these instructions is " $R[rs1] + R[rs2]$ " if  $i = 0$ , or " $R[rs1] + sign\_ext(simm13)$ " if  $i = 1$ .

An attempt to execute a SWAP instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

If the effective address is not word-aligned, an attempt to execute a SWAP instruction causes a mem\_address\_not\_aligned exception.

The coherence and atomicity of memory operations between virtual processors and I/O DMA memory accesses are implementation dependent (impl. dep. #120-V9).

*Exceptions* illegal\_instruction mem\_address\_not\_aligned VA\_watchpoint DAE privilege violation DAE\_nfo\_page

П

CHAPTER 7 • Instructions **343**

## 7.132 Swap Register with Alternate Space Memory

The SWAPA instruction is deprecated and should not be used in new software. The CASXA instruction should be used instead.



 $\ddagger$  **Y3** for restricted ASIs (00<sub>16</sub>-7F<sub>16</sub>); **D2** for unrestricted ASIs (80<sub>16</sub>-FF<sub>16</sub>)



*Description* SWAPA exchanges the less significant 32 bits of R[rd] with the contents of the word at the addressed memory location. The upper 32 bits of R[rd] are set to 0. The operation is performed atomically, that is, without allowing intervening interrupts or deferred traps. In a multiprocessor system, two or more virtual processors executing CASA, CASXA, SWAP, SWAPA, LDSTUB, or LDSTUBA instructions addressing any or all of the same doubleword simultaneously are guaranteed to execute them in an undefined, but serial, order.

> The SWAPA instruction contains the address space identifier (ASI) to be used for the load in the  $imm\_asi field if i = 0$ , or in the ASI register if  $i = 1$ . The effective address for this instruction is " $R[rs1] + R[rs2]$ " if  $i = 0$ , or " $R[rs1] + sign\_ext$  (simm13)" if  $i = 1$ .

This instruction causes a *mem\_address\_not\_aligned* exception if the effective address is not wordaligned. It causes a *privileged\_action* exception if  $PSTATE:$  priv = 0 and bit 7 of the ASI is 0.

The coherence and atomicity of memory operations between virtual processors and I/O DMA memory accesses are implementation dependent (impl. dep #120-V9).

If the effective address is not word-aligned, an attempt to execute a SWAPA instruction causes a mem\_address\_not\_aligned exception.

In nonprivileged mode (PSTATE.priv = 0), if bit 7 of the ASI is 0, this instruction causes a privileged\_action exception. In privileged mode (PSTATE.priv = 1), if the ASI is in the range  $30_{16}$  to  $7F_{16}$ , this instruction causes a *privileged\_action* exception.

SWAPA can be used with any of the following ASIs, subject to the privilege mode rules described for the *privileged\_action* exception above. Use of any other ASI with this instruction causes a DAE\_invalid\_asi exception.



П
#### **SWAPA (Deprecated)**

*Exceptions* mem\_address\_not\_aligned privileged\_action VA\_watchpoint DAE\_invalid\_asi DAE\_privilege\_violation DAE\_nc\_page DAE\_nfo\_page

 $\blacksquare$ 

# <span id="page-361-0"></span>7.133 Tagged Add



See Also TADDccTV<sup>D</sup> on [page 347](#page-362-0) TSUBcc on [page 351](#page-366-0)

# <span id="page-362-0"></span>7.134 Tagged Add and Trap on Overflow

The TADDccTV instruction is deprecated and should not be used in new software. The TADDcc instruction followed by the BPVS instruction (with instructions to save the pre-TADDcc integer condition codes if necessary) should be used instead.





*Description* This instruction computes a sum that is "R[rs1] + R[rs2]" if  $i = 0$ , or "R[rs1] + sign\_ext(simm13)" if  $i = 1$ .

TADDccTV modifies the integer condition codes if it does not trap.

An attempt to execute a TADDccTV instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

A tag overflow condition occurs if bit 1 or bit 0 of either operand is nonzero or if the addition generates 32-bit arithmetic overflow (that is, both operands have the same value in bit 31 and bit 31 of the sum is different).

If TADDccTV causes a tag overflow, a tag\_overflow exception is generated and R[rd] and the integer condition codes remain unchanged. If a TADDccTV does not cause a tag overflow, the sum is written into R[rd] and the integer condition codes are updated. CCR.icc.v is set to 0 to indicate no 32-bit overflow.

In either case, the remaining integer condition codes (both the other CCR.icc bits and all the CCR.xcc bits) are also updated as they would be for a normal ADD instruction. In particular, the setting of the CCR.xcc.v bit is not determined by the tag overflow condition (tag overflow is used only to set the 32 bit overflow bit). CCR.xcc.v is set only on the basis of the normal 64-bit arithmetic overflow condition, like a normal 64-bit add.



- *Exceptions* illegal\_instruction tag\_overflow
- *See Also* TADDcc on [page 346](#page-361-0) TSUBccTV<sup>D</sup> on [page 352](#page-367-0)

# 7.135 Trap on Integer Condition Codes (Tcc)



 $\overline{5}$  4 10  $|-|$  cond  $|$  op3  $|$  rs1  $|$ i=0 $|$ cc1 $|$ cc0 $|$   $|$  rs2 31 14 30 29 25 24 18 13 12 0 19 28 8 7 11 10 —  $10$   $\begin{vmatrix} -1 \\ -1 \end{vmatrix}$  cond  $\begin{vmatrix} 1 \\ -1 \end{vmatrix}$  op3  $\begin{vmatrix} 1 \\ -1 \end{vmatrix}$  in  $\begin{vmatrix} 1 \\ -1 \end{vmatrix}$  cond  $\begin{vmatrix} 1 \\ -1 \end{vmatrix}$ 



*Description* The Tcc instruction evaluates the selected integer condition codes (icc or xcc) according to the cond field of the instruction, producing either a TRUE or FALSE result. If TRUE and no higher-priority exceptions or interrupt requests are pending, then a *trap\_instruction* or *htrap\_instruction* exception is generated. If FALSE, the trap\_instruction (or htrap\_instruction) exception does not occur and the instruction behaves like a NOP.

> For brevity, in the remainder of this section the value of the "software trap number" used by Tcc will be referred to as "SWTN".

> In nonprivileged mode, if  $i = 0$  the SWTN is specified by the least significant seven bits of " $R[rs1] + R[rs2]$ ". If  $i = 1$ , the SWTN is provided by the least significant seven bits of " $R[rs1]$  + imm\_trap\_#". Therefore, the valid range of values for SWTN in nonprivileged mode is 0 to 127. The most significant 57 bits of SWTN are unused and should be supplied as zeroes by software.

> In privileged mode, if  $i = 0$  the SWTN is specified by the least significant eight bits of " $R[rs1] + R[rs2]'$ ". If i = 1, the SWTN is provided by the least significant eight bits of "R[rs1] + imm\_trap\_*#*". Therefore, the valid range of values for SWTN in privileged mode is 0 to 255. The most significant 56 bits of SWTN are unused an should be supplied as zeroes by software.

> Generally, values of  $0 \leq \text{SWTN} \leq 127$  are used to trap to privileged-mode software and values of 128 ≤ SWTN ≤ 255 are used to trap to hyperprivileged-mode software. The behavior of Tcc, based on the privilege mode in effect when it is executed and the value of the supplied SWTN, is as follows:



**Programming** | Tcc can be used to implement breakpointing, tracing, and calls to

**Note** privileged and hyperprivileged software. It can also be used for runtime checks, such as for out-of-range array indexes and integer overflow.

**Exceptions.** An attempt to execute a Tcc instruction when any of the following conditions exist causes an illegal\_instruction exception:

- instruction bit 29 is nonzero
- $\blacksquare$  i = 0 and instruction bits 10:5 are nonzero
- $\blacksquare$  i = 1 and instruction bits 10:8 are nonzero
- $\text{cc}0 = 1$

If the Trap on Control Transfer feature is implemented (impl. dep.  $\#450$ -S20) and PSTATE.tct = 1, then Tcc generates a control\_transfer\_instruction exception instead of causing a control transfer. When a control\_transfer\_instruction trap occurs, PC (the address of the Tcc instruction) is stored in TPC[TL] and the value of NPC from before the Tcc was executed is stored in TNPC[TL]. The full 64-bit (nonmasked) PC and NPC values are stored in TPC[TL] and TNPC[TL], regardless of the value of PSTATE.am.

If a Tcc instruction causes a trap\_instruction trap, 256 plus the SWTN value is written into TT[TL]. Then the trap is taken and the virtual processor performs the normal trap entry procedure, as described in *[Trap Processing](#page-447-0)* on page 432.

### **Tcc**

*Exceptions* illegal\_instruction control\_transfer\_instruction (impl. dep. #450-S20) trap\_instruction  $(0 \leq \text{SWTN} \leq 127)$ htrap\_instruction  $(128 \leq \text{SWTN} \leq 255)$ 

# <span id="page-366-0"></span>7.136 Tagged Subtract



*See Also* TADDcc on [page 346](#page-361-0) TSUBccTV<sup>D</sup> on [page 352](#page-367-0)

# <span id="page-367-0"></span>7.137 Tagged Subtract and Trap on Overflow

The TSUBccTV instruction is deprecated and should not be used in new software. The TSUBcc instruction followed by BPVS instead (with instructions to save the pre-TSUBcc integer condition codes if necessary) should be used instead.



- *Exceptions* illegal\_instruction tag\_overflow
- *See Also* TADDccTV<sup>D</sup> on [page 347](#page-362-0) TSUBcc on [page 351](#page-366-0)

#### **UDIV, UDIVcc (Deprecated)**

## <span id="page-368-1"></span>7.138 Unsigned Divide (64-bit ÷ 32-bit)

The UDIV and UDIVcc instructions are deprecated and should not be used in new software. The UDIVX instruction should be used instead.





*Description* The unsigned divide instructions perform 64-bit by 32-bit division, producing a 32-bit result. If i = 0, they compute " $(Y :: R[rs1][31:0]) + R[rs2][31:0]$ ". Otherwise (that is, if  $i = 1$ ), the divide instructions compute "(Y **::** R[rs1]{31:0}) ÷ (**sign\_ext**(simm13){31:0})". In either case, if overflow does not occur, the less significant 32 bits of the integer quotient are sign- or zero-extended to 64 bits and are written into R[rd].

The contents of the Y register are undefined after any 64-bit by 32-bit integer divide operation.

#### *Unsigned Divide*

Unsigned divide (UDIV, UDIVcc) assumes an unsigned integer doubleword dividend (Y **::** R[rs1]{31:0}) and an unsigned integer word divisor R[rs2{31:0}] or (**sign\_ext**(simm13){31:0}) and computes an unsigned integer word quotient (R[rd]). Immediate values in simm13 are in the ranges 0 to  $2^{12}$  – 1 and  $2^{32}$  –  $2^{12}$  to  $2^{32}$  – 1 for unsigned divide instructions.

Unsigned division rounds an inexact rational quotient toward zero.

**Programming** | The *rational quotient* is the infinitely precise result quotient. It **Note** includes both the integer part and the fractional part of the result. For example, the rational quotient of  $11/4$  = 2.75 (integer part = 2, fractional part =  $.75$ ).

The result of an unsigned divide instruction can overflow the less significant 32 bits of the destination register R[rd] under certain conditions. When overflow occurs, the largest appropriate unsigned integer is returned as the quotient *in* R[rd]. The condition under which overflow occurs and the value returned in R[rd] under this condition are specified in [TABLE 7-21.](#page-368-0)

<span id="page-368-0"></span>**TABLE 7-21** UDIV / UDIVcc Overflow Detection and Value Returned

<b>Condition Under Which Overflow Occurs</b>	Value Returned in R[rd]
Rational quotient $\geq 2^{32}$	$2^{32} - 1$ $(0000 0000$ FFFF FFFF <sub>16</sub> )

When no overflow occurs, the 32-bit result is zero-extended to 64 bits and written into register R[rd].

#### **UDIV, UDIVcc (Deprecated)**

UDIV does not affect the condition code bits. UDIVcc writes the integer condition code bits as shown in the following table. Note that negative (N) and zero (Z) are set according to the value of R[rd] after it has been set to reflect overflow, if any.



An attempt to execute a UDIV or UDIVcc instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction division\_by\_zero *See Also* RDY on [page 295](#page-310-0)

SDIV[cc] on [page 310](#page-325-0), UMUL[cc] on [page 355](#page-370-0)

# <span id="page-370-0"></span>7.139 Unsigned Multiply (32-bit)

The UMUL and UMULcc instructions are deprecated and should not be used in new software. The MULX instruction should be used instead.





*Description* The unsigned multiply instructions perform 32-bit by 32-bit multiplications, producing 64-bit results. They compute "R[rs1]{31:0} × R[rs2]{31:0}" if i = 0, or "R[rs1]{31:0} × **sign\_ext**(simm13){31:0}" if i = 1. They write the 32 most significant bits of the product into the Y register and all 64 bits of the product into R[rd].

> Unsigned multiply instructions (UMUL, UMULcc) operate on unsigned integer word operands and compute an unsigned integer doubleword product.

UMUL does not affect the condition code bits. UMULcc writes the integer condition code bits, icc and xcc, as shown below.



**Note** | 32-bit negative (icc.n) and zero (icc.z) condition codes are set according to the *less* significant word of the product, not according to the full 64-bit result.

#### **Programming** | 32-bit overflow after UMUL or UMULcc is indicated by  $Y \neq 0$ . **Notes**

An attempt to execute a UMUL or UMULcc instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction

*See Also* RDY on [page 295](#page-310-0) SMUL[cc] on [page 318](#page-333-0), UDIV[cc] on [page 353](#page-368-1)

#### **UMULXHI**

# 7.140 Integer Multiply High (64-bit) <mark>vɪs 3</mark>

The UMULXHI instruction is new and is not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, it currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* UMULXHI computes "R[rs1] × R[rs2]" and writes the upper 64-bits of the 128-bit product into R[rd]. The two 64-bit operands are treated as unsigned integer values.

UMULXHI does not modify any condition codes.



**FIGURE 7-46** UMULXHI

UMULXHI, in conjunction with MULX, can be used to multiply very large numbers (e.g., 1024b x 1024b) together. Most of the required multiplications are unsigned. However, the few signed 64b X unsigned 64b and signed 64b X signed 64b "MULXHI" products can be calculated via UMULXHI and other standard SPARC V9 instructions:

Signed 64 bit  $\times$  signed 64 bit {127:64} = UMULXHI product – (R[rs1]{63} × R[rs2] + R[rs2]{63} × R[rs1])

Unsigned 64 bit  $\times$  signed 64 bit $\{127:64\}$  = UMULXHI product − (R[rs2]{63} × R[rs1])

*Exceptions* None

# <span id="page-372-0"></span>7.141 Write Ancillary State Register



† The original assembly language names for %stick and %stick\_cmpr were, respectively, %sys\_tick and %sys\_tick\_cmpr, which are now deprecated. Over time, assemblers will support the new %stick and %stick\_cmpr names for these registers (which are consistent with %tick). In the meantime, some existing assemblers may only recognize the original names.



#### **WRasr**

*Description* The WRasr instructions each store a value to the writable fields of the ancillary state register (ASR) specified by rd.

> The value stored by these instructions (other than the implementation-dependent variants) is as follows: if  $i = 0$ , store the value "R[rs1] **xor** R[rs2]"; if  $i = 1$ , store "R[rs1] **xor sign\_ext**(simm13)".

> > **Note** | The operation is **exclusive-or.**

The WRasr instruction with  $rd = 0$  is a (deprecated) WRY instruction (which should not be used in new software). WRY is *not* a delayed-write instruction; the instruction immediately following a WRY observes the new value of the Y register.

The WRY instruction is deprecated. It is recommended that all instructions that reference the Y register be avoided.

WRCCR, WRFPRS, and WRASI are *not* delayed-write instructions. The instruction immediately following a WRCCR, WRFPRS, or WRASI observes the new value of the CCR, FPRS, or ASI register.

WRFPRS waits for any pending floating-point operations to complete before writing the FPRS register.

WRPAUSE writes a value to the PAUSE register, requesting a temporary suspension of instruction execution on the virtual processor. The value written to PAUSE indicates the requested number of processor cycles to pause. See *Pause* [on page 283](#page-298-0) and *Pause Count (*PAUSE*[\) Register \(ASR 27\)](#page-75-0)* on page [60](#page-75-0) for details.

**IMPL. DEP. # 48-V8-Cs20**: WRasr instructions with rd of 16-18, 28, 29, or 31 are available for implementation-dependent uses (impl. dep. #8-V8-Cs20). For a WRasr instruction using one of those rd values, the following are implementation dependent:

- the interpretation of bits 18:0 in the instruction
- the operation(s) performed (for example, **xor**) to generate the value written to the ASR
- whether the instruction is nonprivileged or privileged (impl. dep. #9-V8-Cs20), and
- whether an attempt to execute the instruction causes an *illegal\_instruction* exception.

**V9** Ancillary state registers may include (for example) timer, counter, **Compatibility** diagnostic, self-test, and trap-control registers. **Notes** The SPARC V8 WRIER, WRPSR, WRWIM, and WRTBR instructions do not exist in the Oracle SPARC Architecture because the IER, PSR, TBR, and WIM registers do not exist in the Oracle SPARC Architecture.

See *[Ancillary State Registers](#page-63-0)* on page 48 for more detailed information regarding ASR registers.

**Exceptions.** An attempt to execute a WRasr instruction when any of the following conditions exist causes an illegal\_instruction exception:

- $\blacksquare$  i = 0 **and** instruction bits 12:5 are nonzero
- rd contains a reserved value (that is not assigned for implementation-dependent use)
- $\blacksquare$  rd = 15 **and** ((rs1  $\neq$  0) or (i = 0))

An attempt to execute a WRSOFTINT\_SET, WRSOFTINT\_CLR, WRSOFTINT, or WRSTICK\_CMPR instruction in nonprivileged mode ( $\textsf{PSTATE}$ .priv = 0) causes a *privileged\_opcode* exception.

If the floating-point unit is not enabled ( $FPRS.$  fef = 0 or  $PSTATE.$  pef = 0) or if the FPU is not present, then an attempt to execute a WRGSR instruction causes an  $fp\_disabled$  exception.

**Implementation** | WRasr to ASR 27 (1B<sub>16</sub>) is a PAUSE instruction. See *[Pause](#page-298-0)* on **Note** [page 283](#page-298-0) for details.

#### **WRasr**

- *Exceptions* illegal\_instruction privileged\_opcode fp\_disabled
- *See Also* PAUSE on [page 283](#page-298-0) RDasr on [page 295](#page-310-0) WRPR on [page 360](#page-375-0)

# <span id="page-375-0"></span>7.142 Write Privileged Register





*Description* This instruction generates a source value of "R[rs1] **xor** R[rs2]" if i = 0, or "R[rs1] **xor sign\_ext**(simm13)" if i = 1. It stores that source value to the writable fields of the specified privileged state register.

**Note** | The operation is **exclusive-or.** 

The rd field in the instruction determines the privileged register that is written. There are MAXPTL copies of the TPC, TNPC, TT, and TSTATE registers, one for each trap level. A write to one of these registers sets the register, indexed by the current value in the trap-level register (TL).

The WRPR instruction is a *non-*delayed-write instruction. The instruction immediately following the WRPR observes any changes made to virtual processor state made by the WRPR.

A WRPR to TL only stores a value to TL; it does not cause a trap, cause a return from a trap, or alter any machine state other than TL and state (such as PC, NPC, TICK, etc.) that is indirectly modified by every instruction.

**Programming** | A WRPR of TL can be used to read the values of TPC, TNPC, and **Note** TSTATE for any trap level; however, software must take care that traps do not occur while the TL register is modified.

MAXPTL is the maximum value that may be written by a WRPR to TL; an attempt to write a larger value results in MAXPTL being written to TL. For details, see TABLE 5-21 [on page 72](#page-87-0).

#### **WRPR**

MAXPGL is the maximum value that may be written by a WRPR to GL; an attempt to write a larger value results in MAXPGL being written to GL. For details, see TABLE 5-22 [on page 74.](#page-89-0)

An attempt to use a WRPR instruction to write a value greater than N\_REG\_WINDOWS - 1 to CANSAVE, CANRESTORE, OTHERWIN, or CLEANWIN causes an implementation-dependent value in the range 0 **..** N\_REG\_WINDOWS − 1 to be written to the register (impl. dep. #126-V9-Ms10Cs40)**Exceptions.** An attempt to execute a WRPR instruction in nonprivileged mode (PSTATE.priv = 0) causes a privileged\_opcode exception.

An attempt to execute a WRPR instruction when any of the following conditions exist causes an illegal\_instruction exception:

- $\blacksquare$  i = 0 and instruction bits 12:5 are nonzero
- $rd = 4$
- rd contains a reserved value (see above)
- $0 \leq$  rd  $\leq$  3 (attempt to write TPC, TNPC, TSTATE, or TT register) while TL = 0 (current trap level is zero) and the virtual processor is in privileged mode.

**Implementation** | In nonprivileged mode, *illegal\_instruction* exception due to **Note**  $\vert 0 \leq$  rd ≤ 3 and TL = 0 does not occur; the *privileged\_opcode* exception occurs instead.



*See Also* RDPR on [page 298](#page-313-0) WRasr on [page 357](#page-372-0)

## **XMULX[HI]**

# 7.143 structionXOR Multiply <u>[VIS 3</u>

The XMULX instructions are new and are not guaranteed to be implemented on all Oracle SPARC Architecture implementations. Therefore, they currently should only be used in platform-specific software (such as system-supplied runtime libraries or in software created by an implementation-aware runtime code generator).





*Description* The XMULX instruction performs a 64-bit by 64-bit bitwise (XOR) multiplication. An XOR multiply uses the XOR operation instead of the ADD operation when combining partial products.

> XMULX computes R[rs1] **xor-multiply** R[rs2] and writes the less-significant 64 bits of the 128-bit result into R[rd].

XMULXHI computes R[rs1] **xor-multiply** R[rs2] and writes the more-significant 64 bits of the 128-bit result into R[rd].

Neither instruction modifies any condition codes.

*Exceptions* None

*See Also ......*

# 7.144 XOR Logical Operation





*Description* These instructions implement bitwise logical **xor** operations. They compute "R[rs1] **op** R[rs2]" if i = 0, or " $R[rs1]$  op sign\_ext(simm13)" if  $i = 1$ , and write the result into  $R[rd]$ .

> XORcc and XNORcc modify the integer condition codes (icc and xcc). They set the condition codes as follows:

- $\blacksquare$  icc.v, icc.c, xcc.v, and xcc.c are set to 0
- icc.n is copied from bit 31 of the result
- xcc.n is copied from bit 63 of the result
- icc.z is set to 1 if bits 31:0 of the result are zero (otherwise to 0)
- xcc.z is set to 1 if all 64 bits of the result are zero (otherwise to 0)

**Programming** XNOR (and XNORcc) is identical to the **xor\_not** (and set condition **Note** | codes) **xor\_not\_cc** logical operation, respectively.

An attempt to execute an XOR, XORcc, XNOR, or XNORcc instruction when  $i = 0$  and instruction bits 12:5 are nonzero causes an illegal\_instruction exception.

*Exceptions* illegal\_instruction

### **XOR / XNOR**

# IEEE Std 754-1985 Requirements for Oracle SPARC Architecture 2011

The IEEE Std 754-1985 floating-point standard contains a number of implementation dependencies. This chapter specifies choices for these implementation dependencies, to ensure that SPARC V9 implementations are as consistent as possible.

The chapter contains these major sections:

- **[Traps Inhibiting Results](#page-380-0)** on page 365.
- **[Underflow Behavior](#page-381-0)** on page 366.
- **[Integer Overflow Definition](#page-382-0)** on page 367.
- **[Floating-Point Nonstandard Mode](#page-382-1)** on page 367.
- [Arithmetic Result Tables](#page-383-0) on page 368.

Exceptions are discussed in this chapter on the assumption that instructions are implemented in hardware. If an instruction is implemented in software, it may not trigger hardware exceptions but its behavior as observed by nonprivileged software (other than timing) must be the same as if it was implemented in hardware.

# <span id="page-380-0"></span>8.1 Traps Inhibiting Results

As described in *[Floating-Point State Register \(](#page-57-0)*FSR*)* on page 42 and elsewhere, when a floating-point trap occurs, the following conditions are true:

- The destination floating-point register(s) (the F registers) are unchanged.
- The floating-point condition codes ( $fcc0$ ,  $fcc1$ ,  $fcc2$ , and  $fcc3$ ) are unchanged.
- The FSR.aexc (accrued exceptions) field is unchanged.
- The FSR.cexc (current exceptions) field is unchanged except for IEEE\_754\_exceptions; in that case, cexc contains a bit set to 1, corresponding to the exception that caused the trap. Only one bit shall be set in cexc*.*

Instructions causing an fp\_exception\_other trap because of unfinished FPops execute as if by hardware; that is, such a trap is undetectable by application software, except that timing may be affected.

#### **Programming** | A user-mode trap handler invoked for an IEEE\_754\_exception, **Note** whether as a direct result of a hardware fp\_exception\_ieee\_754 trap or as an indirect result of privileged software handling of an fp\_exception\_other trap with FSR.ftt = unfinished\_FPop, can rely on the following behavior:

- The address of the instruction that caused the exception will be available.
- The destination floating-point register(s) are unchanged from their state prior to that instruction's execution.
- The floating-point condition codes (fcc0, fcc1, fcc2, and fcc3) are unchanged.
- The FSR aexc field is unchanged.
- The FSR.cexc field contains exactly one bit set to 1, corresponding to the exception that caused the trap.
- The FSR.ftt, FSR.qne, and reserved fields of FSR are zero.

## <span id="page-381-0"></span>8.2 Underflow Behavior

An Oracle SPARC Architecture virtual processor detects tininess before rounding occurs. (impl. dep. #55-V8-Cs10)

TABLE 8-1 summarizes what happens when an exact *unrounded* value *u* satisfying

*0* ≤ |*u*| ≤ *smallest normalized number*

would round, if no trap intervened, to a *rounded* value *r* which might be zero, subnormal, or the smallest normalized value.





#### 8.2.1 Trapped Underflow Definition (ufm = 1)

Since tininess is detected before rounding, trapped underflow occurs when the exact unrounded result has magnitude between zero and the smallest normalized number in the destination format.

> **Note** The wrapped exponent results intended to be delivered on trapped underflows and overflows in IEEE 754 are irrelevant to the Oracle SPARC Architecture at the hardware, and privileged software levels. If they are created at all, it would be by user software in a nonprivileged-mode trap handler.

#### 8.2.2 Untrapped Underflow Definition (ufm = 0)

Untrapped underflow occurs when the exact unrounded result has magnitude between zero and the smallest normalized number in the destination format *and* the correctly rounded result in the destination format is inexact.

# <span id="page-382-0"></span>8.3 Integer Overflow Definition

- **F**<sdq>TOi When a NaN, infinity, large positive argument ≥ 2<sup>31</sup> or large negative argument ≤  $(2^{31} + 1)$  is converted to an integer, the invalid\_current (nvc) bit of FSR.cexc is set to 1, and if the floating-point invalid trap is enabled (FSR.tem.nvm = 1), the  $fp\_exception\_IEEE\_754$  exception is raised. If the floating-point invalid trap is disabled (FSR.tem.nvm =  $0$ ), no trap occurs and a numerical result is generated: if the sign bit of the operand is 0, the result is  $2^{31}$  – 1; if the sign bit of the operand is 1, the result is  $-2^{31}$ .
- **F<sdq>TOx** When a NaN, infinity, large positive argument ≥  $2^{63}$ , or large negative argument ≤  $-(2^{63} + 1)$  is converted to an extended integer, the invalid\_current (nvc) bit of FSR.cexc is set to 1, and if the floating-point invalid trap is enabled (FSR.tem.nvm = 1), the  $fp$ -exception\_IEEE\_754 exception is raised. If the floating-point invalid trap is disabled (FSR.tem.nvm =  $0$ ), no trap occurs and a numerical result is generated: if the sign bit of the operand is 0, the result is  $2^{63} - 1$ ; if the sign bit of the operand is 1, the result is  $-2^{63}$ .

# <span id="page-382-1"></span>8.4 Floating-Point Nonstandard Mode

If implemented, floating-point nonstandard mode is enabled by setting FSR.ns = 1 (see *[Nonstandard](#page-58-0) [Floating-Point \(](#page-58-0)*ns*)* on page 43).

An Oracle SPARC Architecture 2011 processor may choose to implement nonstandard floating-point mode in order to obtain higher performance in certain circumstances. For example, when  $FSR.ns = 1$ an implementation that processes fully normalized operands more efficiently than subnormal operands may convert a subnormal floating-point operand or result to zero.

The behavior of the following instructions is required to follow IEEE Std. 754 at all times, regardless of the value of FSR.ns: FADD, FDIV, FLCMP FMAf, FHADD, FHSUB, FNHADD*,* FMUL, FNADD, FNMUL, FSQRT, and FSUB.

**Implementation** | Oracle SPARC Architecture virtual processors are strongly **Note** discouraged from implementing a nonstandard floating-point mode.

> Implementations are encouraged to support standard IEEE 754 floating-point arithmetic with reasonable performance in all cases, even if some cases are slower than others.

Assuming that nonstandard floating-point mode is implemented, the effects of FSR.ns = 1 are as follows:

■ **IMPL. DEP. #18-V8-Ms10(a):** When FSR.ns = 1 and a floating-point *source operand* is subnormal, an implementation may treat the subnormal operand as if it were a floating-point zero value of the same sign.

The cases in which this replacement is performed are implementation dependent. However, if it occurs,

(1) it should *not* apply to FLCMP, FABS, FMOV, or FNEG instructions and

(2) FADD, FSUB, FCMPE, and FCMP should give identical treatment to subnormal source operands.

Treating a subnormal source operand as zero may generate an IEEE 754 floating-point "inexact", "division by zero", or "invalid" condition (see *[Current Exception \(](#page-61-0)*cexc*)* on page 46). Whether the generated condition(s) trigger an fp\_exception\_ieee\_754 exception or not depends on the setting of FSR.tem.

- **IMPL. DEP. #18-V8-Ms10(b):** When a floating-point operation generates a subnormal *result* value, an Oracle SPARC Architecture 2011 implementation may either write the result as a subnormal value or replace the subnormal result by a floating-point zero value of the same sign and generate IEEE 754 floating-point "inexact" and "underflow" conditions. Whether these generated conditions trigger an fp\_exception\_ieee\_754 exception or not depends on the setting of FSR.tem.
- **IMPL. DEP. #18-V8-Ms10(c):** If an FPop generates an *intermediate* result value, the intermediate value is subnormal, and  $FSR.ns = 1$ , it is implementation dependent whether (1) the operation continues, using the subnormal value (possibly with some loss of accuracy), or (2) the virtual processor replaces the subnormal intermediate value with a floating-point zero value of the same sign, generates IEEE 754 floating-point "inexact" and "underflow" conditions, completes the instruction, and writes a final result (possibly with some loss of accuracy). Whether generated IEEE conditions trigger an fp\_exception\_ieee\_754 exception or not depends on the setting of FSR.tem.

If GSR.im  $= 1$ , then the value of FSR.ns is ignored and the processor operates as if FSR.ns  $= 0$ (see [page 54\)](#page-69-0).

# <span id="page-383-0"></span>8.5 Arithmetic Result Tables

This section contains detailed tables, showing the results produced by various floating-point operations, depending on their source operands.

Notes on source types:

- N*n* is a number in F[rs*n*], which may be normal or subnormal.
- QNaN*n* and SNaN*n* are Quiet and Signaling Not-a-Number values in F[rs*n*], respectively.

Notes on result types:

- R: (rounded) result of operation, which may be normal, subnormal, zero, or infinity. May also cause OF, UF, NX, unfinished.
- $\blacksquare$  dQNaN is the generated default Quiet NaN (sign = 0, exponent = all 1s, fraction = all 1s). The sign of the default Quiet NaN is zero to distinguish it from storage initialized to all ones.

■ QSNaN*n* is the Signalling NaN operand from F[rs*n*] with the Quiet bit asserted

### 8.5.1 Floating-Point Add (FADD) *and Add and Halve (FHADD)*



**TABLE 8-2** Floating-Point Add operation (F[rs1] + F[rs2]) and Floating-Point Add and Halve operation  $((F[rs1] + F[rs2]) \div 2)$ 

\* if  $N1 = -N2$ , then \*\*

\*\* result is +0 unless rounding mode is round to −∞, in which case the result is <sup>−</sup><sup>0</sup>

For the FADD instructions, R may be any number; its generation may cause OF, UF, and/or NX. For the FHADD instructions, R may be any number; its generation may cause UF and/or NX. Floating-point add is not commutative when both operands are NaN.

#### 8.5.2 Floating-Point Negative Add (FNADD) and Negative Add and Halve (FNHADD)

#### **TABLE 8-3** Floating-Point Negative Add operation (−(F[rs1] + F[rs2])) and Floating-Point Negative Add and Halve operation ( $-($  ( $F[rs1] + F[rs2]) + 2)$ )



\* if  $N1 = -N2$ , then \*\*

\*\* result is +0 unless rounding mode is round to −∞, in which case the result is <sup>−</sup><sup>0</sup>

For the FNADD instructions, R may be any number; its generation may cause OF, UF, and/or NX.

For the FNHADD instructions, R may be any number; its generation may cause UF and/or NX.

Floating-point negative add is not commutative when both operands are NaN.

Note that rounding occurs after the negation. Thus, FNADD is not equivalent to FADD followed by FNEG when the rounding mode is towards  $±∞$ .

### 8.5.3 Floating-Point Subtract (FSUB) and Subtract and Halve (FHSUB)

**TABLE 8-4** Floating-Point Subtract operation (F[rs1] − F[rs2]) and Floating-Point Subtract and Halve operation ((F[rs1] − F[rs2]) ÷ 2)



\* if  $N1 = N2$ , then \*\*

\*\* result is +0 unless rounding mode is round to −∞, in which case the result is <sup>−</sup><sup>0</sup>

**370** Oracle SPARC Architecture 2011 • Draft D1.0.0, 12 Jan 2016

For the FSUB instructions, R may be any number; its generation may cause OF, UF, and/or NX. For the FHSUB instructions, R may be any number; its generation may cause UF and/or NX. Note that  $-x \neq 0 - x$  when *x* is zero or NaN.

#### 8.5.4 Floating-Point Multiply



**TABLE 8-5** Floating-Point Multiply operation (F[rs1] × F[rs2])

R may be any number; its generation may cause OF, UF, and/or NX.

Floating-point multiply is not commutative when both operands are NaN.

FsMULd (FdMULq) never causes OF, UF, or NX.

A NaN input operand to FsMULd (FdMULq) must be widened to produce a double-precision (quadprecision) NaN output, by filling the least-significant bits of the NaN result with zeros.

#### 8.5.5 Floating-Point Negative Multiply (FNMUL)

**TABLE 8-6** Floating-Point Negative Multiply operation(−(F[rs1] × F[rs2]))



R may be any number; its generation may cause OF, UF, and/or NX.

Floating-point negative multiply is not commutative when both operands are NaNs.

CHAPTER 8 • IEEE Std 754-1985 Requirements for Oracle SPARC Architecture 2011 **371**

Note that rounding occurs after the negation. Thus, FNMUL is not equivalent to FMUL followed by FNEG when the rounding mode is towards  $±∞$ .

FNsMULd never causes OF, UF, or NX.

A NaN input operand to FNsMULd must be widened to produce a double-precision NaN output, by filling the least-significant bits of the NaN result with zeros.

### 8.5.6 Floating-Point Multiply-Add (FMAf)

First refer to the Floating-Point Multiply table (TABLE 8-5 on page 371) to select a row in the table below.



**TABLE 8-7** Floating-Point Multiply-Add  $((F[rs1] \times F[rs2]) + F[rs3])$ 

\* if  $N = -N3$ , then \*\*

\*\* result is +0 unless rounding mode is round to −∞, in which case the result is −0

\*\*\* if FSR.nvm = 1, FSR.nvc ← 1, the trap occurs, and FSR.aexc is left unchanged; otherwise, FSR.nvm = 0 so FSR.nva ← 1 and for FMADD FSR.nvc ← 1.

In the above table, R may be any number; its generation may cause OF, UF, and/or NX.

The multiply operation in fused floating-point multiply-add (FMADD) instructions cannot cause inexact, underflow, or overflow exceptions.

See the earlier sections on Nonstandard Mode and unfinished\_FPop for additional details.

#### 8.5.7 Floating-Point Negative Multiply-Add (FNMADD)

First refer to the Floating-Point Multiply table (TABLE 8-5 on page 371) to select a row in the table below.

		F[rs3]							
		$-\infty$	$-N3$	$-0$	$+0$	$+N3$	$+\infty$	QNaN3	SNaN3
	$-\infty$	$+\infty$							
	$-N$		$+R$ $+N$ $\pm R^*$						
	$-0$		$+N3$	$+0$	$\pm 0^{**}$	$-N3$			
	$+0$			$\pm 0^{**}$	$-0$			QNaN3	
F[rs1] $\times$	$+N$		$\pm$ R <sup>*</sup>		$-N$	$-R$			
	$+\infty$	dQNaN, <b>NV</b>			$-\infty$		QSNaN3,		
F[rs2]	QNaN1				<b>NV</b>				
	QNaN2								
	QNaN $(\pm 0 \times \pm \infty)$			QNaN3 $NV***$					
	QSNaN1								
	QSNaN2								

**TABLE 8-8** Floating-Point Negative Multiply-Add (−(F[rs1] × F[rs2])− F[rs3])

 $\overline{\text{ }}$  if N = –N3, then \*\*

\*\* result is +0 unless rounding mode is round to −∞, in which case the result is −0

\*\*\* if FSR.nvm = 1, FSR.nvc ← 1, the trap occurs, and FSR.aexc is left unchanged; otherwise, FSR.nvm = 0 so FSR.nva  $\leftarrow$  1 and for FMADD FSR.nvc  $\leftarrow$  1.

R may be any number; its generation may cause OF, UF, and/or NX.

The multiply operation in fused floating-point negative multiply-add (FNMADD) instructions cannot cause inexact, underflow, or overflow exceptions.

Note that rounding occurs after the negation. Thus, when the rounding mode is towards  $\pm \infty$ , FNMADD is not equivalent to FMADD followed by FNEG.

See the earlier sections on Nonstandard Mode and unfinished\_FPop for additional details.

#### 8.5.8 Floating-Point Multiply-Subtract (FMSUB)

First refer to the Floating-Point Multiply table (TABLE 8-5 on page 371) to select a row in the table below.

		F[rs3]							
		$-\infty$	$-N3$	$-0$	$+0$	$+N3$	$+\infty$	QNaN3	SNaN3
	$-\infty$	dQNaN, NV					$-\infty$		
	$-N$		$\pm$ R <sup>*</sup>	$-N$					
	$-0$		$+N3$	$\pm 0^{**}$	$-0$	$-N3$			
	$+0$			$+0$	$\pm 0^{**}$				
	$+N$		+R		$+N$	$\pm$ R <sup>*</sup>		QNaN3	
F[rs1]	$+\infty$	$+\infty$				QSNaN3,			
F[rs2]	X QNaN1 QNaN1							<b>NV</b>	
	QNaN2				QNaN2				
	QNaN $(\pm 0 \times \pm \infty)$			dQNaN, $NV***$	QNaN3, $NV***$				
	QSNaN1								
	QSNaN2								
$26 - 1$	$H N = N12$ than $*$								

**TABLE 8-9** Floating-Point Multiply-Subtract ((F[rs1] × F[rs2])− F[rs3])

if  $N = N3$ , then

\*\* result is +0 unless rounding mode is round to −∞, in which case the result is −0

\*\*\* if FSR.nvm = 1, FSR.nvc  $\leftarrow$  1, the trap occurs, and FSR.aexc is left unchanged; otherwise, FSR.nvm = 0 so FSR.nva  $\leftarrow$  1 and for FMSUB FSR.nvc  $\leftarrow$  1.

R may be any number; its generation may cause OF, UF, and/or NX.

The multiply operation in fused floating-point multiply-subtract (FMSUB) instructions cannot cause inexact, underflow, or overflow exceptions.

See the earlier sections on Nonstandard Mode and unfinished\_FPop for additional details.

### 8.5.9 Floating-Point Negative Multiply-Subtract (FNMSUB)

First refer to the Floating-Point Multiply table (TABLE 8-5 on page 371) to select a row in the table below.

			F[rs3]							
		$-\infty$	$-N3$	$-0$	$+0$	$+ N3$	$+\infty$	QNaN3	SNaN3	
	$-\infty$	dQNaN, <b>NV</b>					$+\infty$			
	$-N$		$\pm R^*$	$+N$ +R						
	$-0$		$-N3$	$\pm 0^{**}$	$+0$	$+N3$				
F[rs1] $\times$	$+0$			$-0$	$\pm 0^{**}$					
	$+N$		$-R$	$\pm$ R <sup>*</sup> $-N$			QNaN3			
	$+\infty$	$-\infty$				QSNaN3,				
F[rs2]	QNaN1 QNaN1							<b>NV</b>		
	QNaN2 QNaN2									
	QNaN $(\pm 0 \times \pm \infty)$			dQNaN, $NV***$	QNaN3, $NV***$					
	QSNaN1									
	QSNaN2									

**TABLE 8-10** Floating-Point Negative Multiply-Subtract ( − (F[rs1] × F[rs2]) + F[rs3] )

\* if  $N = N3$ , then \*\*

\*\* result is +0 unless rounding mode is round to −∞, in which case the result is −0

\*\*\* if FSR.nvm = 1, FSR.nvc ← 1, the trap occurs, and FSR.aexc is left unchanged; otherwise, FSR.nvm = 0 so FSR.nva ← 1 and for FNMSUB FSR.nvc ← 1.

R may be any number; its generation may cause OF, UF, and/or NX.

The multiply operation in fused floating-point negative multiply-subtract (FNMSUB) instructions cannot cause inexact, underflow, or overflow exceptions.

Note that rounding occurs after the negation. Thus, FNMSUB is not equivalent to FMSUB followed by FNEG when the rounding mode is towards  $±∞$ .

See the earlier sections on Nonstandard Mode and unfinished\_FPop for additional details.

### 8.5.10 Floating-Point Divide (FDIV)



**TABLE 8-11** Floating-Point Divide operation (F[rs1] ÷ F[rs2])

R may be any number; its generation may cause OF, UF, and/or NX.

#### 8.5.11 Floating-Point Square Root (FSQRT)

**TABLE 8-12** Floating-Point Square Root operation  $(\sqrt{F}$ [*rs2*])

				First 21			
$-\infty$	$-N2$	$-0$	+0	$+ N2$	$+\infty$	QNaN2	SNaN <sub>2</sub>
NV	dQNaN,	$-0$	$+0$	$+R$	$+\infty$		QNaN2   QSNaN2, NV

R may be any number; its generation may cause NX.

Square root cannot cause DZ, OF, or UF.

### 8.5.12 Floating-Point Compare (FCMP, FCMPE)



**TABLE 8-13** Floating-Point Compare (FCMP, FCMPE) operation (F[rs1] ? F[rs2])

\* NV for FCMPE, but not for FCMP.



NaN is considered to be unequal to anything else, even the identical NaN bit pattern. FCMP/FCMPE cannot cause DZ, OF, UF, NX.

#### 8.5.13 Floating-Point Lexicographic Compare (FLCMP)

**TABLE 8-15** Lexicographic Compare (FLCMP) operation (F[rs1] ?<sub>L</sub> F[rs2])



**Note** | Encoding of the condition code result for FLCMP is different from the encoding for FCMP/FCMPE. Furthermore, for this operation, the sign of zero is significant:  $-0 < +0$ .



FLCMP does not cause any floating-point exceptions (NV, DZ, OF, UF, NX, or fp\_exception\_other (with  $FSR.fit = unfinished_FPop$ ).

FSR.cexc and FSR.aexc are unchanged by FLCMP.

#### 8.5.14 Floating-Point to Floating-Point Conversions  $(F<|d|q>TO<|d|q>$





For FsTOd:

- the least-significant fraction bits of a normal number are filled with zero to fit in double-precision format
- the least-significant bits of a NaN result operand are filled with zero to fit in double-precision format

#### For FsTOq and FdTOq:

- the least-significant fraction bits of a normal number are filled with zero to fit in quad-precision format
- the least-significant bits of a NaN result operand are filled with zero to fit in quad-precision format

#### For FqTOs and FdTOs:

- the fraction is rounded according to the current rounding mode
- the lower-order bits of a NaN source are discarded to fit in single-precision format; this discarding is not considered a rounding operation, and will not cause an NX exception

#### For FqTOd:

- the fraction is rounded according to the current rounding mode
- the least-significant bits of a NaN source are discarded to fit in double-precision format; this discarding is not considered a rounding operation, and will not cause an NX exception





• does not occur during other conversion operations

#### 8.5.15 Floating-Point to Integer Conversions (F<s | d | q>TO<i | x>)

	F[rs2]																	
	$-SNaN2$	$-QNaN2$	$-\infty$	$-N2$	$-0$	$+0$	$+ N2$	+∞	+QNaN2	+SNaN2								
<b>FdTOx</b> <b>FsTOx</b> FqTOx	$-2^{63}$ NV		$-2^{63}$ NV			$+R$	$2^{63} - 1$ <b>NV</b>		$2^{63} - 1$ <b>NV</b>									
<b>FdTOi</b> <b>FsTOi</b> FqTOi	$-2^{31}$ NV		$-2^{31}$ NV	$-R$				0								$2^{31} - 1$ <b>NV</b>		$2^{31} - 1$ NV

**TABLE 8-19** Floating-Point to Integer Conversions (convert(F[rs2]))

R may be any integer, and may cause NV, NX.

Float-to-Integer conversions are always treated as round-toward-zero (truncated).

These operations are invalid (due to integer overflow) under the conditions described in *[Integer](#page-382-0) [Overflow Definition](#page-382-0)* on page 367.

**TABLE 8-20** Floating-point to Integer Conversion Exception Conditions



 $NX \mid \bullet$  non-integer source (truncation occurred)

### 8.5.16 Integer to Floating-Point Conversions  $(F < i | x > TO < s | d | q > )$

**TABLE 8-21** Integer to Floating-Point Conversions (convert(F[rs2]))

F[rs2]								
$-int$	o	$+int$						
–R	$+0$	$+R$						

R may be any number; its generation may cause NX.

#### **TABLE 8-22** Floating-Point Conversion Exception Conditions

┱


## Memory

The Oracle SPARC Architecture *memory models* define the semantics of memory operations. The instruction set semantics require that loads and stores behave *as if* they are performed in the order in which they appear in the dynamic control flow of the program. The *actual* order in which they are processed by the memory may be different. The purpose of the memory models is to specify what constraints, if any, are placed on the order of memory operations.

The memory models apply both to uniprocessor and to shared memory multiprocessors. Formal memory models are necessary for precise definitions of the interactions between multiple virtual processors and input/output devices in a shared memory configuration. Programming shared memory multiprocessors requires a detdailed understanding of the operative memory model and the ability to specify memory operations at a low level in order to build programs that can safely and reliably coordinate their activities.

This chapter contains a great deal of theoretical information so that the discussion of the Oracle SPARC Architecture TSO memory model has sufficient background.

This chapter describes memory models in these sections:

- **[Memory Location Identification](#page-396-0)** on page 381.
- **[Memory Accesses and Cacheability](#page-396-1)** on page 381.
- **[Memory Addressing and Alternate Address Spaces](#page-398-0)** on page 383.
- **[SPARC V9 Memory Model](#page-401-0)** on page 386.
- [The Oracle SPARC Architecture Memory Model TSO](#page-404-0) on page 389.
- **[Nonfaulting Load](#page-410-0)** on page 395.
- **[Store Coalescing](#page-411-0)** on page 396.

## <span id="page-396-0"></span>9.1 Memory Location Identification

A memory location is identified by an 8-bit address space identifier (ASI) and a 64-bit memory address. The 8-bit ASI can be obtained from an ASI register or included in a memory access instruction. The ASI used for an access can distinguish among different 64-bit address spaces, such as Primary memory space, Secondary memory space, and internal control registers. It can also apply attributes to the access, such as whether the access should be performed in big- or little-endian byte order, or whether the address should be taken as a virtual or real.

# <span id="page-396-1"></span>9.2 Memory Accesses and Cacheability

Memory is logically divided into real memory (cached) and I/O memory (noncached with and without side effects) spaces.

*Real memory* stores information without side effects. A load operation returns the value most recently stored. Operations are side-effect-free in the sense that a load, store, or atomic load-store to a location in real memory has no program-observable effect, except upon that location (or, in the case of a load or load-store, on the destination register).

*I/O locations* may not behave like memory and may have side effects. Load, store, and atomic loadstore operations performed on I/O locations may have observable side effects, and loads may not return the value most recently stored. The value semantics of operations on I/O locations are *not* defined by the memory models, but the constraints on the order in which operations are performed is the same as it would be if the I/O locations were real memory. The storage properties, contents, semantics, ASI assignments, and addresses of I/O registers are implementation dependent.

## 9.2.1 Coherence Domains

Two types of memory operations are supported in the Oracle SPARC Architecture: cacheable and noncacheable accesses. The manner in which addresses are differentiated is implementation dependent. In some implementations, it is indicated in the page translation entry (TTE.cp).

Although SPARC V9 does not specify memory ordering between cacheable and noncacheable accesses, the Oracle SPARC Architecture maintains TSO ordering between memory references regardless of their cacheability.

#### 9.2.1.1 Cacheable Accesses

Accesses within the coherence domain are called cacheable accesses. They have these properties:

- Data reside in real memory locations.
- Accesses observe supported cache coherency protocol(s).
- The cache line size is  $2^n$  bytes (where  $n \ge 4$ ), and can be different for each cache.

#### 9.2.1.2 Noncacheable Accesses

Noncacheable accesses are outside of the coherence domain. They have the following properties:

- Data might not reside in real memory locations. Accesses may result in programmer-visible side effects. An example is memory-mapped I/O control registers.
- Accesses do not observe supported cache coherency protocol(s).
- The smallest unit in each transaction is a single byte.

The Oracle SPARC Architecture MMU optionally includes an attribute bit in each page translation, TTE.e, which when set signifies that this page has side effects.

Noncacheable accesses without side effects ( $TTE.e = 0$ ) are processor-consistent and obey TSO memory ordering. In particular, processor consistency ensures that a noncacheable load that references the same location as a previous noncacheable store will load the data from the previous store.

Noncacheable accesses with side effects (TTE.e = 1) are processor consistent and are strongly ordered. These accesses are described in more detail in the following section.

#### 9.2.1.3 Noncacheable Accesses with Side-Effect

Loads, stores, and load-stores to I/O locations might not behave with memory semantics. Loads and stores could have side effects; for example, a read access could clear a register or pop an entry off a FIFO. A write access could set a register address port so that the next access to that address will read or write a particular internal register. Such devices are considered order sensitive. Also, such devices may only allow accesses of a fixed size, so store merging of adjacent stores or stores within a 16-byte region would cause an error (see *[Store Coalescing](#page-411-0)* on page 396).

Noncacheable accesses (other than block loads and block stores) to pages with side effects ( $TTE.e = 1$ ) exhibit the following behavior:

- Noncacheable accesses are strongly ordered with respect to each other. Bus protocol should guarantee that IO transactions to the same device are delivered in the order that they are received.
- $\blacksquare$  Noncacheable loads with the TTE.e bit = 1 will not be issued to the system until all previous instructions have completed, and the store queue is empty.
- Noncacheable store coalescing is disabled for accesses with  $TTE.e = 1$ .
- A MEMBAR may be needed between side-effect and non-side-effect accesses. See TABLE 9-3 [on page](#page-408-0) [393.](#page-408-0)

Whether block loads and block stores adhere to the above behavior or ignore TTE.e and always behave as if  $TTE.e = 0$  is implementation-dependent (impl. dep. #410-S10, #411-S10).

On Oracle SPARC Architecture virtual processors, noncacheable and side-effect accesses do not observe supported cache coherency protocols (impl. dep. #120).

Non-faulting loads (using ASI\_PRIMARY\_NO\_FAULT[\_LITTLE] or ASI\_SECONDARY\_NO\_FAULT[\_LITTLE]) with the TTE.e bit = 1 cause a DAE\_side\_effect\_page trap.

Prefetches to noncacheable addresses result in nops.

The processor does speculative instruction memory accesses and follows branches that it predicts are taken. Instruction addresses mapped by the MMU can be accessed even though they are not actually executed by the program. Normally, locations with side effects or that generate timeouts or bus errors are not mapped as instruction addresses by the MMU, so these speculative accesses will not cause problems.

**IMPL. DEP. #118-V9:** The manner in which I/O locations are identified is implementation dependent.

**IMPL. DEP. #120-V9:** The coherence and atomicity of memory operations between virtual processors and I/O DMA memory accesses are implementation dependent.

**V9 Compatibility** | Operations to I/O locations are *not* guaranteed to be **Note** sequentially consistent among themselves, as they are in SPARC V8.

Systems supporting SPARC V8 applications that use memory-mapped I/O locations must ensure that SPARC V8 sequential consistency of I/O locations can be maintained when those locations are referenced by a SPARC V8 application. The MMU either must enforce such consistency or cooperate with system software or the virtual processor to provide it.

**IMPL. DEP. #121-V9**: An implementation may choose to identify certain addresses and use an implementation-dependent memory model for references to them.

# <span id="page-398-0"></span>9.3 Memory Addressing and Alternate Address Spaces

An address in SPARC V9 is a tuple consisting of an 8-bit address space identifier (ASI) and a 64-bit byte-address offset within the specified address space. Memory is byte-addressed, with halfword accesses aligned on 2-byte boundaries, word accesses (which include instruction fetches) aligned on 4 byte boundaries, extended-word and doubleword accesses aligned on 8-byte boundaries, and quadword quantities aligned on 16-byte boundaries. With the possible exception of the cases described in *[Memory Alignment Restrictions](#page-92-0)* on page 77, an improperly aligned address in a load, store, or load-store instruction always causes a trap to occur. The largest datum that is guaranteed to be

atomically read or written is an aligned doubleword<sup>1</sup>. Also, memory references to different bytes, halfwords, and words in a given doubleword are treated for ordering purposes as references to the same location. Thus, the unit of ordering for memory is a doubleword.

> **Notes** | The doubleword is the coherency unit for update, but programmers should not assume that doubleword floating-point values are updated as a unit unless they are doubleword-aligned and always updated with double-precision loads and stores. Some programs use pairs of single-precision operations to load and store double-precision floating-point values when the compiler cannot determine that they are doubleword aligned.

> > Also, although quad-precision operations are defined in the SPARC V9 architecture, the granularity of loads and stores for quad-precision floating-point values may be word or doubleword.

## 9.3.1 Memory Addressing Types

The Oracle SPARC Architecture supports the following types of memory addressing:

**Virtual Addresses (VA).** Virtual addresses are addresses produced by a virtual processor that maps all systemwide, program-visible memory. Virtual addresses can be presented in nonprivileged mode and privileged mode

**Real addresses (RA).** A real address is provided to privileged software to describe the underlying physical memory allocated to it. Translation storage buffers (TSBs) maintained by privileged software are used to translate privileged or nonprivileged mode virtual addresses into real addresses. MMU bypass addresses in privileged mode are also real addresses.

Nonprivileged software only uses virtual addresses. Privileged software uses virtual and real addresses.

# 9.3.2 Memory Address Spaces

The Oracle SPARC Architecture supports accessing memory using virtual or real addresses. Multiple virtual address spaces within the same real address space are distinguished by a *context identifier* (context ID).

Privileged software can create multiple virtual address spaces, using the primary and secondary context registers to associate a context ID with every virtual address. Privileged software manages the allocation of context IDs.

The full representation of a real address is as follows:

real\_address = context\_ID **::** virtual\_address

## 9.3.3 Address Space Identifiers

The virtual processor provides an address space identifier with every address. This ASI may serve several purposes:

■ To identify which of several distinguished address spaces the 64-bit address offset is addressing

<sup>1.</sup> Two exceptions to this are the special ASI\_TWIN\_DW\_NUCLEUS[\_L] and ASI\_TWINX\_REAL[\_L] which provide hardware support for an atomic quad load to be used for TTE loads from TSBs.

- To provide additional access control and attribute information, for example, to specify the endianness of the reference
- To specify the address of an internal control register in the virtual processor, cache, or memory management hardware

Memory management hardware can associate an independent  $2^{64}$ -byte memory address space with each ASI. In practice, the three independent memory address spaces (contexts) created by the MMU are Primary, Secondary, and Nucleus.

Programming | Independent address spaces, accessible through ASIs, make it **Note** possible for system software to easily access the address space of faulting software when processing exceptions or to implement access to a client program's memory space by a server program.

Alternate-space load, store, load-store and prefetch instructions specify an *explicit* ASI to use for their data access. The behavior of the access depends on the current privilege mode.

Non-alternate space load, store, load-store, and prefetch instructions use an *implicit* ASI value that is determined by current virtual processor state (the current privilege mode, trap level (TL), and the value of PSTATE.cle). Instruction fetches use an implicit ASI that depends only on the current mode and trap level.

The architecturally specified ASIs are listed in Chapter 10, *[Address Space Identifiers \(ASIs\)](#page-412-0)*. The operation of each ASI in nonprivileged and privileged modes is indicated in TABLE 10-1 [on page 399](#page-414-0).

Attempts by nonprivileged software (PSTATE.priv = 0) to access restricted ASIs (ASI bit  $7 = 0$ ) cause a privileged\_action exception. Attempts by privileged software (PSTATE.priv = 1) to access ASIs  $30_{16}$  $7F_{16}$  cause a *privileged\_action* exception.

When  $TL = 0$ , normal accesses by the virtual processor to memory when fetching instructions and performing loads and stores implicitly specify ASI\_PRIMARY or ASI\_PRIMARY\_LITTLE, depending on the setting of PSTATE.cle.

When  $TL = 1$  or  $2$  ( $> 0$  but  $\leq$  *MAXPTL*), the implicit ASI in privileged mode is:

- for instruction fetches, ASI\_NUCLEUS
- $\blacksquare$  for loads and stores, ASI\_NUCLEUS if PSTATE.cle = 0 or ASI\_NUCLEUS\_LITTLE if PSTATE.cle = 1 (impl. dep. #124-V9)

SPARC V9 supports the PRIMARY[\_LITTLE], SECONDARY[\_LITTLE], and NUCLEUS[\_LITTLE] address spaces.

Accesses to other address spaces use the load/store alternate instructions. For these accesses, the ASI is either contained in the instruction (for the register+register addressing mode) or taken from the ASI register (for register+immediate addressing).

ASIs are either nonrestricted or restricted-to-privileged:

- A nonrestricted ASI (ASI range  $80_{16}$  FF<sub>16</sub>) is one that may be used independently of the privilege level (PSTATE.priv) at which the virtual processor is running.
- A restricted-to-privileged ASI (ASI range  $00_{16} 2F_{16}$ ) requires that the virtual processor be in privileged mode for a legal access to occur.

The relationship between virtual processor state and ASI restriction is shown in [TABLE 9-1.](#page-401-1)

<span id="page-401-1"></span>

<b>ASI Value</b>	Type	<b>Result of ASI</b> <b>Access in NP Mode</b>	<b>Result of ASI</b> <b>Access in P Mode</b>	
$00_{16}$ -- $2F_{16}$	Restricted-to- privileged	<i>privileged_action</i> exception	Valid Access	
$80_{16} -$ $FF_{16}$	Nonrestricted	Valid Access	Valid Access	

**TABLE 9-1** Allowed Accesses to ASIs

Some restricted ASIs are provided as mandated by SPARC V9:

ASI\_AS\_IF\_USER\_PRIMARY[ LITTLE] and ASI\_AS\_IF\_USER\_SECONDARY[ LITTLE]. The intent of these ASIs is to give privileged software efficient, yet secure access to the memory space of nonprivileged software.

The normal address space is *primary address space*, which is accessed by the unrestricted ASI\_PRIMARY[\_LITTLE] ASIs. The *secondary address space*, which is accessed by the unrestricted ASI\_SECONDARY[\_LITTLE] ASIs, is provided to allow server software to access client software's address space.

ASI\_PRIMARY\_NOFAULT[\_LITTLE] and ASI\_SECONDARY\_NOFAULT[\_LITTLE] support *nonfaulting loads***.** These ASIs may be used to color (that is, distinguish into classes) loads in the instruction stream so that, in combination with a judicious mapping of low memory and a specialized trap handler, an optimizing compiler can move loads outside of conditional control structures.

# <span id="page-401-0"></span>9.4 SPARC V9 Memory Model

The SPARC V9 processor architecture specified the organization and structure of a central processing unit but did not specify a memory system architecture. This section summarizes the MMU support required by an Oracle SPARC Architecture processor.

The memory models specify the possible order relationships between memory-reference instructions issued by a virtual processor and the order and visibility of those instructions as seen by other virtual processors. The memory model is intimately intertwined with the program execution model for instructions.

### 9.4.1 SPARC V9 Program Execution Model

The SPARC V9 strand model of a virtual processor consists of three units: an Issue Unit, a Reorder Unit, and an Execute Unit, as shown in [FIGURE 9-1](#page-402-0).

The Issue Unit reads instructions over the instruction path from memory and issues them in *program order to the Reorder Unit.* Program order is precisely the order determined by the control flow of the program and the instruction semantics, under the assumption that each instruction is performed independently and sequentially.

Issued instructions are collected and potentially reordered in the Reorder Unit, and then dispatched to the Execute Unit. Instruction reordering allows an implementation to perform some operations in parallel and to better allocate resources. The reordering of instructions is constrained to ensure that the results of program execution are the same as they would be if the instructions were performed in program order. This property is called *processor self-consistency*.



**FIGURE 9-1** Processor Model: Uniprocessor System

<span id="page-402-1"></span><span id="page-402-0"></span>Processor self-consistency requires that the result of execution, in the absence of any shared memory interaction with another virtual processor, be identical to the result that would be observed if the instructions were performed in program order. In the model in [FIGURE 9-1](#page-402-0), instructions are issued in program order and placed in the reorder buffer. The virtual processor is allowed to reorder instructions, provided it does not violate any of the data-flow constraints for registers or for memory.

The data-flow order constraints for register reference instructions are these:

- 1. An instruction that reads from or writes to a register cannot be performed until all earlier instructions that write to that register have been performed (read-after-write hazard; write-afterwrite hazard).
- 2. An instruction cannot be performed that writes to a register until all earlier instructions that read that register have been performed (write-after-read hazard).

**V9 Compatibility** | An implementation can avoid blocking instruction execution in **Note** | case 2 and the write-after-write hazard in case 1 by using a renaming mechanism that provides the old value of the register to earlier instructions and the new value to later uses.

The data-flow order constraints for memory-reference instructions are those for register reference instructions, plus the following additional constraints:

- 1. A memory-reference instruction that uses (loads or stores) the value at a location cannot be performed until all earlier memory-reference instructions that set (store to) that location have been performed (read-after-write hazard, write-after-write hazard).
- 2. A memory-reference instruction that writes (stores to) a location cannot be performed until all previous instructions that read (load from) that location have been performed (write-after-read hazard).

Memory-barrier instruction (MEMBAR) and the TSO memory model also constrain the issue of memory-reference instructions. See *[Memory Ordering and Synchronization](#page-407-0)* on page 392 and *[The Oracle](#page-404-0) [SPARC Architecture Memory Model — TSO](#page-404-0)* on page 389 for a detailed description.

The constraints on instruction execution assert a partial ordering on the instructions in the reorder buffer. Every one of the several possible orderings is a legal execution ordering for the program. See Appendix D in the SPARC V9 specification, *Formal Specificatin of the Memory Models*, for more information.

## 9.4.2 Virtual Processor/Memory Interface Model

Each Oracle SPARC Architecture virtual processor in a multiprocessor system is modeled as shown in [FIGURE 9-2](#page-403-0); that is, having two independent paths to memory: one for instructions and one for data.



<span id="page-403-0"></span>**FIGURE 9-2** Data Memory Paths: Multiprocessor System

Data caches are maintained by hardware so their contents always appear to be consistent (coherent). Instruction caches are *not* required to be kept consistent with data caches and therefore require explicit program (software) action to ensure consistency when a program modifies an executing instruction stream. See *[Synchronizing Instruction and Data Memory](#page-409-0)* on page 394 for details. Memory is shared in terms of address space, but it may be nonhomogeneous and distributed in an implementation.Caches are ignored in the model, since their functions are transparent to the memory model<sup>1</sup>.

In real systems, addresses may have attributes that the virtual processor must respect. The virtual processor executes loads, stores, and atomic load-stores in whatever order it chooses, as constrained by program order and the memory model.

Instructions are performed in an order constrained by local dependencies. Using this dependency ordering, an execution unit submits one or more pending memory transactions to the memory. The memory performs transactions in *memory order*. The memory unit may perform transactions submitted to it out of order; hence, the execution unit must not concurrently submit two or more transactions that are required to be ordered, unless the memory unit can still guarantee in-order semantics.

The memory accepts transactions, performs them, and then acknowledges their completion. Multiple memory operations may be in progress at any time and may be initiated in a nondeterministic fashion in any order, provided that all transactions to a location preserve the per-virtual processor partial orderings. Memory transactions may complete in any order. Once initiated, all memory operations are performed atomically: loads from one location all see the same value, and the result of stores is visible to all potential requestors at the same instant.

The order of memory operations observed at a single location is a *total order* that preserves the partial orderings of each virtual processor's transactions to this address. There may be many legal total orders for a given program's execution.

<sup>&</sup>lt;sup>1.</sup> The model described here is only a model; implementations of Oracle SPARC Architecture systems are unconstrained as long as their observable behaviors match those of the model.

## <span id="page-404-0"></span>9.5 The Oracle SPARC Architecture Memory Model — TSO

The Oracle SPARC Architecture is a *model* that specifies the behavior observable by software on Oracle SPARC Architecture systems. Therefore, access to memory can be implemented in any manner, as long as the behavior observed by software conforms to that of the models described here.

The SPARC V9 architecture defines three different memory models: *Total Store Order (TSO)*, *Partial Store Order (PSO)*, and *Relaxed Memory Order (RMO)*.

All SPARC V9 processors must provide Total Store Order (or a more strongly ordered model, for example, Sequential Consistency) to ensure compatibility for SPARC V8 application software.

All Oracle SPARC Architecture virtual processors implement TSO ordering. The PSO and RMO models from SPARC V9 are not described in this Oracle SPARC Architecture specification. Oracle SPARC Architecture 2011 processors do not implement the PSO memory model directly, but all software written to run under PSO will execute correctly on an Oracle SPARC Architecture 2011 processor (using the TSO model).

Whether memory models represented by PSTATE.mm =  $10<sub>2</sub>$  or  $11<sub>2</sub>$  are supported in an Oracle SPARC Architecture processor is implementation dependent (impl. dep. #113-V9-Ms10). If the  $10<sub>2</sub>$  model is supported, then when PSTATE.mm =  $10<sub>2</sub>$  the implementation must correctly execute software that adheres to the RMO model described in *The SPARC Architecture Manual-Version 9*. If the 11<sub>2</sub> model is supported, its definition is implementation dependent and will be described in implementationspecific documentation.

Programs written for Relaxed Memory Order will work in both Partial Store Order and Total Store Order. Programs written for Partial Store Order will work in Total Store Order. Programs written for a weak model, such as RMO, may execute more quickly when run on hardware directly supporting that model, since the model exposes more scheduling opportunities, but use of that model may also require extra instructions to ensure synchronization. Multiprocessor programs written for a stronger model will behave unpredictably if run in a weaker model.

Machines that implement *sequential consistency* (also called "strong ordering" or "strong consistency") automatically support programs written for TSO. Sequential consistency is not a SPARC V9 memory model. In sequential consistency, the loads, stores, and atomic load-stores of all virtual processors are performed by memory in a serial order that conforms to the order in which these instructions are issued by individual virtual processors. A machine that implements sequential consistency may deliver lower performance than an equivalent machine that implements TSO order. Although particular SPARC V9 implementations may support sequential consistency, portable software must not rely on the sequential consistency memory model.

### 9.5.1 Memory Model Selection

The active memory model is specified by the 2-bit value in PSTATE.mm,. The value  $00<sub>2</sub>$  represents the TSO memory model; increasing values of PSTATE.mm indicate increasingly weaker (less strongly ordered) memory models.

Writing a new value into PSTATE.mm causes subsequent memory reference instructions to be performed with the order constraints of the specified memory model.

**IMPL. DEP. #119-Ms10**: The effect of an attempt to write an unsupported memory model designation into PSTATE.mm is implementation dependent; however, it should never result in a value of PSTATE.mm value greater than the one that was written. In the case of an Oracle SPARC Architecture implementation that only supports the TSO memory model, PSTATE.mm always reads as zero and attempts to write to it are ignored.

## 9.5.2 Programmer-Visible Properties of the Oracle SPARC Architecture TSO Model

*Total Store Order* must be provided for compatibility with existing SPARC V8 programs. Programs that execute correctly in either RMO or PSO will execute correctly in the TSO model.

The rules for TSO, in addition to those required for self-consistency (see [page 387\)](#page-402-1), are:

- Loads are blocking and ordered with respect to earlier loads
- Stores are ordered with respect to stores.
- Atomic load-stores are ordered with respect to loads and stores.
- Stores cannot bypass earlier loads.

**Programming** Loads *can* bypass earlier stores to other addresses, which **Note** maintains processor self-consistency.

Atomic load-stores are treated as both a load and a store and can only be applied to cacheable address spaces.

Thus, TSO ensures the following behavior:

- Each load instruction behaves as if it were followed by a MEMBAR #LoadLoad and #LoadStore.
- Each store instruction behaves as if it were followed by a MEMBAR #StoreStore.
- Each atomic load-store behaves as if it were followed by a MEMBAR #LoadLoad, #LoadStore, #StoreLoad, and #StoreStore.

In addition to the above TSO rules, the following rules apply to Oracle SPARC Architecture memory models:

- A MEMBAR #StoreLoad must be used to prevent a load from bypassing a prior store, if Strong Sequential Order (as defined in *[The Oracle SPARC Architecture Memory Model — TSO](#page-404-0)* on page 389) is desired.
- Accesses that have side effects are all strongly ordered with respect to each other.
- A MEMBAR #Lookaside<sup>D</sup> is not needed between a store and a subsequent load to the same noncacheable address.
- Load (LDXA) and store (STXA) instructions that reference certain internal ASIs perform both an intra-virtual processor synchronization (i.e. an implicit MEMBAR #Sync operation before the load or store is executed) and an inter-virtual processor synchronization (that is, all active virtual processors are brought to a point where synchronization is possible, the load or store is executed, and all virtual processors then resume instruction fetch and execution). The model-specific PRM should indicate which ASIs require intra-virtual processor synchronization, inter-virtual processor synchronization, or both.

## 9.5.3 TSO Ordering Rules

[TABLE 9-2](#page-406-0) summarizes the cases where a MEMBAR must be inserted between two memory operations on an Oracle SPARC Architecture virtual processor running in TSO mode, to ensure that the operations appear to complete in program order. Memory operation *ordering* is not to be confused with processor consistency or deterministic operation; MEMBARs are required for deterministic operation of certain ASI register updates.

**Programming** | To ensure software portability across systems, the MEMBAR **Note** rules in this section should be followed (which may be stronger than the rules in SPARC V9).

[TABLE 9-2](#page-406-0) is to be read as follows: Reading from row to column, the first memory operation in program order in a row is followed by the memory operation found in the column. Symbols used as table entries:

- $\blacksquare$  # No intervening operation is required.
- $M$  an intervening MEMBAR #StoreLoad or MEMBAR #Sync or MEMBAR #MemIssue is required
- S an intervening MEMBAR #Sync or MEMBAR #MemIssue is required
- nc Noncacheable
- $e$  Side effect
- ne No side effect

<span id="page-406-0"></span>**TABLE 9-2** Summary of Oracle SPARC Architecture Ordering Rules (TSO Memory Model)



1. This table assumes that both noncacheable operations access the same device.

2. When the store and subsequent load access the *same* location, no intervening MEMBAR is required.

Note that transitivity applies; if operation X is always ordered before operation  $Y$  ("#" in [TABLE 9-2](#page-406-0)) and operation Y is always ordered before operation Z (again,  $\mathbb{F}$ " in the table), then the sequence of operations  $X \ldots Y \ldots Z$  may safely be executed with no intervening MEMBAR, even if the table shows that a MEMBAR is normally needed between X and Z. For example, a MEMBAR is normally needed between a store and a load ("M" in [TABLE 9-2](#page-406-0)); however, the sequence "store ... atomic ... load" may be executed safely with no intervening MEMBAR because stores are always ordered before atomics and atomics are always ordered before loads.

## 9.5.4 Hardware Primitives for Mutual Exclusion

In addition to providing memory-ordering primitives that allow programmers to construct mutualexclusion mechanisms in software, the Oracle SPARC Architecture provides some hardware primitives for mutual exclusion:

- Compare and Swap (CASA and CASXA)
- Load Store Unsigned Byte (LDSTUB and LDSTUBA)
- Swap (SWAP and SWAPA)

Each of these instructions has the semantics of both a load and a store in all three memory models. They are all *atomic***,** in the sense that no other store to the same location can be performed between the load and store elements of the instruction. All of the hardware mutual-exclusion operations conform to the TSO memory model and may require barrier instructions to ensure proper data visibility.

Atomic load-store instructions can be used only in the cacheable domains (not in noncacheable I/O addresses). An attempt to use an atomic load-store instruction to access a noncacheable page results in a DAE\_nc\_page exception.

The atomic load-store alternate instructions can use a limited set of the ASIs. See the specific instruction descriptions for a list of the valid ASIs. An attempt to execute an atomic load-store alternate instruction with an invalid ASI results in a DAE\_invalid\_asi exception.

#### 9.5.4.1 Compare-and-Swap (CASA, CASXA)

Compare-and-swap is an atomic operation that compares a value in a virtual processor register to a value in memory and, if and only if they are equal, swaps the value in memory with the value in a second virtual processor register. Both 32-bit (CASA) and 64-bit (CASXA) operations are provided. The compare-and-swap operation is atomic in the sense that once it begins, no other virtual processor can access the memory location specified until the compare has completed and the swap (if any) has also completed and is potentially visible to all other virtual processors in the system.

Compare-and-swap is substantially more powerful than the other hardware synchronization primitives. It has an infinite consensus number; that is, it can resolve, in a wait-free fashion, an infinite number of contending processes. Because of this property, compare-and-swap can be used to construct wait-free algorithms that do not require the use of locks.

#### 9.5.4.2 Swap (SWAP)

П

SWAP atomically exchanges the lower 32 bits in a virtual processor register with a word in memory. SWAP has a consensus number of two; that is, it cannot resolve more than two contending processes in a wait-free fashion.

#### 9.5.4.3 Load Store Unsigned Byte (LDSTUB)

LDSTUB loads a byte value from memory to a register and writes the value  $FF_{16}$  into the addressed byte atomically. LDSTUB is the classic test-and-set instruction. Like SWAP, it has a consensus number of two and so cannot resolve more than two contending processes in a wait-free fashion.

## <span id="page-407-0"></span>9.5.5 Memory Ordering and Synchronization

The Oracle SPARC Architecture provides some level of programmer control over memory ordering and synchronization through the MEMBAR and FLUSH instructions.

MEMBAR serves two distinct functions in SPARC V9. One variant of the MEMBAR, the ordering MEMBAR, provides a way for the programmer to control the order of loads and stores issued by a virtual processor. The other variant of MEMBAR, the sequencing MEMBAR, enables the programmer to explicitly control order and completion for memory operations. Sequencing MEMBARs are needed only when a program requires that the effect of an operation becomes globally visible rather than simply being scheduled.<sup>1</sup> Because both forms are bit-encoded into the instruction, a single MEMBAR can function both as an ordering MEMBAR and as a sequencing MEMBAR.

The SPARC V9 instruction set architecture does not guarantee consistency between instruction and data spaces. A problem arises when instruction space is dynamically modified by a program writing to memory locations containing instructions (Self-Modifying Code). Examples are Lisp, debuggers, and dynamic linking. The FLUSH instruction synchronizes instruction and data memory after instruction space has been modified.

#### 9.5.5.1 Ordering MEMBAR Instructions

Ordering MEMBAR instructions induce an ordering in the instruction stream of a single virtual processor. Sets of loads and stores that appear before the MEMBAR in program order are ordered with respect to sets of loads and stores that follow the MEMBAR in program order. Atomic operations ( LDSTUB[A], SWAP[A], CASA, and CASXA) are ordered by MEMBAR as if they were both a load and a store, since they share the semantics of both. An STBAR instruction, with semantics that are a subset of MEMBAR, is provided for SPARC V8 compatibility. MEMBAR and STBAR operate on all pending memory operations in the reorder buffer, independently of their address or ASI, ordering them with respect to all future memory operations. This ordering applies only to memory-reference instructions issued by the virtual processor issuing the MEMBAR. Memory-reference instructions issued by other virtual processors are unaffected.

The ordering relationships are bit-encoded as shown in [TABLE 9-3.](#page-408-0) For example, MEMBAR 01<sub>16</sub>, written as "membar #LoadLoad" in assembly language, requires that all load operations appearing before the MEMBAR in program order complete before any of the load operations following the MEMBAR in program order complete. Store operations are unconstrained in this case. MEMBAR  $08_{16}$ (#StoreStore) is equivalent to the STBAR instruction; it requires that the values stored by store instructions appearing in program order prior to the STBAR instruction be visible to other virtual processors before issuing any store operations that appear in program order following the STBAR.

In [TABLE 9-3](#page-408-0) these ordering relationships are specified by the "<*m*" symbol, which signifies memory order. See Appendix D in the SPARC V9 specification, *Formal Specificatin of the Memory Models*, for a formal description of the <*m* relationship.

<span id="page-408-0"></span>



**Implementation** | An Oracle SPARC Architecture 2011 implementation that only **Note** implements the TSO memory model may implement MEMBAR #LoadLoad, MEMBAR #LoadStore, and MEMBAR #StoreStore as nops and MEMBAR #Storeload as a MEMBAR #Sync.

#### 9.5.5.2 Sequencing MEMBAR Instructions

A sequencing MEMBAR exerts explicit control over the completion of operations. The three sequencing MEMBAR options each have a different degree of control and a different application.<br><sup>1</sup>Sequencing MEMBARs are needed for some input/output operations, forcing stores into specialized stable storage, context switching, and occasional other system functions. Using a sequencing MEMBAR when one is not needed may cause a degradation of performance.

- **Lookaside Barrier (deprecated)** Ensures that loads following this MEMBAR are from memory and not from a lookaside into a write buffer. Lookaside Barrier requires that pending stores issued prior to the MEMBAR be completed before any load from that address following the MEMBAR may be issued. A Lookaside Barrier MEMBAR may be needed to provide lock fairness and to support some plausible I/O location semantics.
- **Memory Issue Barrier** Ensures that all memory operations appearing in program order before the sequencing MEMBAR complete before any new memory operation may be initiated.
- **Synchronization Barrier** Ensures that all instructions (memory reference and others) preceding the MEMBAR complete and that the effects of any fault or error have become visible before any instruction following the MEMBAR in program order is initiated. A Synchronization Barrier MEMBAR fully synchronizes the virtual processor that issues it.

[TABLE 9-4](#page-409-1) shows the encoding of these functions in the MEMBAR instruction.

<span id="page-409-1"></span>**TABLE 9-4** Sequencing Barrier Selected by Mask



**Implementation** | In Oracle SPARC Architecture 2011 implementations, **Note** MEMBAR #Lookaside<sup>D</sup> and MEMBAR #MemIssue are typically implemented as a MEMBAR #Sync.

For more details, see the MEMBAR instruction on [page 256](#page-271-0) of Chapter 7, *[Instructions](#page-108-0)*.

#### <span id="page-409-0"></span>9.5.5.3 Synchronizing Instruction and Data Memory

The SPARC V9 memory models do not require that instruction and data memory images be consistent at all times. The instruction and data memory images may become inconsistent if a program writes into the instruction stream. As a result, whenever instructions are modified by a program in a context where the data (that is, the instructions) in the memory and the data cache hierarchy may be inconsistent with instructions in the instruction cache hierarchy, some special programmatic (software) action must be taken.

The FLUSH instruction will ensure consistency between the in-flight instruction stream and the data references in the virtual processor executing FLUSH. The programmer must ensure that the modification sequence is robust under multiple updates and concurrent execution. Since, in general, loads and stores may be performed out of order, appropriate MEMBAR and FLUSH instructions must be interspersed as needed to control the order in which the instruction data are modified.

The FLUSH instruction ensures that subsequent instruction fetches from the doubleword target of the FLUSH by the virtual processor executing the FLUSH appear to execute after any loads, stores, and atomic load-stores issued by the virtual processor to that address prior to the FLUSH. FLUSH acts as a barrier for instruction fetches in the virtual processor on which it executes and has the properties of a store with respect to MEMBAR operations.

**IMPL. DEP. #122-V9:** The latency between the execution of FLUSH on one virtual processor and the point at which the modified instructions have replaced outdated instructions in a multiprocessor is implementation dependent.

**Programming** | Because FLUSH is designed to act on a doubleword and **Note** because, on some implementations, FLUSH may trap to system software, it is recommended that system software provide a user-callable service routine for flushing arbitrarily sized regions of memory. On some implementations, this routine would issue a series of FLUSH instructions; on others, it might issue a single trap to system software that would then flush the entire region.

On an Oracle SPARC Architecture virtual processor:

- A FLUSH instruction causes a synchronization with the virtual processor, which flushes the instruction pipeline in the virtual processor on which the FLUSH instruction is executed.
- Coherency between instruction and data memories may or may not be maintained by hardware. If it is, an Oracle SPARC Architecture implementation may ignore the address in the operands of a FLUSH instruction.



For more details, see the FLUSH instruction on [page 166](#page-181-0) of Chapter 7, *[Instructions](#page-108-0)*.

# <span id="page-410-0"></span>9.6 Nonfaulting Load

A nonfaulting load behaves like a normal load, with the following exceptions:

- A nonfaulting load from a location with side effects (TTE.e = 1) causes a *DAE\_side\_effect\_page* exception.
- A nonfaulting load from a page marked for nonfault access only (TTE.nfo = 1) is allowed; other types of accesses to such a page cause a DAE\_nfo\_page exception.
- These loads are issued with ASI\_PRIMARY\_NO\_FAULT[\_LITTLE] or ASI\_SECONDARY\_NO\_FAULT[\_LITTLE]. A store with a NO\_FAULT ASI causes a DAE\_invalid\_asi exception.

Typically, optimizers use nonfaulting loads to move loads across conditional control structures that guard their use. This technique potentially increases the distance between a load of data and the first use of that data, in order to hide latency. The technique allows more flexibility in instruction scheduling and improves performance in certain algorithms by removing address checking from the critical code path.

For example, when following a linked list, nonfaulting loads allow the null pointer to be accessed safely in a speculative, read-ahead fashion; the page at virtual address  $0<sub>16</sub>$  can safely be accessed with no penalty. The TTE.nfo bit marks pages that are mapped for safe access by nonfaulting loads but that can still cause a trap by other, normal accesses.

Thus, programmers can trap on "wild" pointer references—many programmers count on an exception being generated when accessing address  $0_{16}$  to debug software—while benefiting from the acceleration of nonfaulting access in debugged library routines.

# <span id="page-411-0"></span>9.7 Store Coalescing

Cacheable stores may be coalesced with adjacent cacheable stores within an 8 byte boundary offset in the store buffer to improve store bandwidth. Similarly non-side-effect-noncacheable stores may be coalesced with adjacent non-side-effect noncacheable stores within an 8-byte boundary offset in the store buffer.

In order to maintain strong ordering for I/O accesses, stores with side-effect attribute (e bit set) will not be combined with any other stores.

Stores that are separated by an intervening MEMBAR #Sync will not be coalesced.

## <span id="page-412-0"></span>Address Space Identifiers (ASIs)

This appendix describes address space identifiers (ASIs) in the following sections:

- **[Address Space Identifiers and Address Spaces](#page-412-1)** on page 397.
- **ASI Values** [on page 397.](#page-412-2)
- **[ASI Assignments](#page-413-0)** on page 398.
- **[Special Memory Access ASIs](#page-421-0)** on page 406.

## <span id="page-412-1"></span>10.1 Address Space Identifiers and Address Spaces

An Oracle SPARC Architecture processor provides an address space identifier (ASI) with every address sent to memory. The ASI does the following:

- Distinguishes between different address spaces
- Provides an attribute that is unique to an address space
- Maps internal control and diagnostics registers within a virtual processor

The memory management unit uses a 64-bit virtual address and an 8-bit ASI to generate a memory, I/ O, or internal register address.

## <span id="page-412-2"></span>10.2 ASI Values

The range of address space identifiers (ASIs) is  $00_{16}$ -FF<sub>16</sub>. That range is divided into restricted and unrestricted portions. ASIs in the range  $80_{16}$ –FF<sub>16</sub> are unrestricted; they may be accessed by software running in any privilege mode.

ASIs in the range  $00_{16}$ -7F<sub>16</sub> are restricted; they may only be accessed by software running in a mode with sufficient privilege for the particular ASI. ASIs in the range  $00<sub>16</sub>-2F<sub>16</sub>$  may only be accessed by software running in privileged or hyperprivileged mode and ASIs in the range  $30_{16}$ –7F<sub>16</sub> may only be accessed by software running in hyperprivileged mode.

**SPARC V9** | In SPARC V9, the range of ASIs was evenly divided into **Compatibility** restricted  $(00_{16}$ - $7F_{16})$  and unrestricted  $(80_{16}$ - $FF_{16})$  halves. **Note**

An attempt by nonprivileged software to access a restricted (privileged or hyperprivileged) ASI ( $00_{16}$ –  $7F_{16}$ ) causes a *privileged\_action* trap.

An attempt by privileged software to access a hyperprivileged ASI ( $30_{16}$ - $7F_{16}$ ) also causes a privileged\_action trap.

An ASI can be categorized based on how it affects the MMU's treatment of the accompanying address, into one of three categories:

- A *Translating* ASI (the most common type) causes the accompanying address to be treated as a virtual address (which is translated by the MMU).
- A *Non-translating* ASI is not translated by the MMU; instead the address is passed through unchanged. Nontranslating ASIs are typically used for accessing internal registers.
- A *Real* ASI causes the accompanying address to be treated as a real address. An access using a Real ASI can cause exception(s) only visible in hyperprivileged mode. Real ASIs are typically used by privileged software for directly accessing memory using real (as opposed to virtual) addresses.

Implementation-dependent ASIs may or may not be translated by the MMU. See implementationspecific documentation for detailed information about implementation-dependent ASIs.

## <span id="page-413-0"></span>10.3 ASI Assignments

Every load or store address in an Oracle SPARC Architecture processor has an 8-bit Address Space Identifier (ASI) appended to the virtual address (VA). The VA plus the ASI fully specify the address.

For instruction fetches and for data loads, stores, and load-stores that do not use the load or store alternate instructions, the ASI is an implicit ASI generated by the virtual processor.

If a load alternate, store alternate, or load-store alternate instruction is used, the value of the ASI (an "explicit ASI") can be specified in the ASI register or as an immediate value in the instruction.

In practice, ASIs are not only used to differentiate address spaces but are also used for other functions, like referencing registers in the MMU unit.

### 10.3.1 Supported ASIs

TABLE 10-1 lists architecturally-defined ASIs; some are in all Oracle SPARC Architecture implementations and some are only present in some implementations.

An ASI marked with a closed bullet  $(\bullet)$  is required to be implemented on all Oracle SPARC Architecture 2011 processors.

An ASI marked with an open bullet  $(0)$  is defined by the Oracle SPARC Architecture 2011 but is not necessarily implemented in all Oracle SPARC Architecture 2011 processors; its implemention is optional. Across all implementations on which it is implemented, it appears to software to behave identically.

Some ASIs may only be used with certain load or store instructions; see table footnotes for details.

The word "decoded" in the Virtual Address column of TABLE 10-1 indicates that the the supplied virtual address is decoded by the virtual processor.

The "V / non-T / R" column of the table indicates whether each ASI is a Translating ASI(translates from Virtual), non-Translating ASI, or Real ASI, respectively.

ASIs marked "Reserved" are set aside for use in future revisions to the architecture and are not to be used by implemenations. ASIs marked "implementation dependent" may be used for implementation-specific purposes.

<span id="page-414-0"></span>Attempting to access an address space described as "Implementation dependent" in TABLE 10-1 produces implementation-dependent results.

ASI Value	req'd(●)	opt'l (O) ASI Name (and Abbreviation)	<b>Access</b> Type(s)	Virtual <b>Address</b> (VA)	$\overline{V}$ non-T/ R	Shared /per strand	<b>Description</b>
$\overline{00}_{16}^-$ $01_{16}$	$\circ$		$-2,12$				Implementation dependent <sup>1</sup>
$\overline{02_{16}}$	$\circ$		$-2,12$	$\overline{\phantom{0}}$			Implementation dependent <sup>1</sup>
$\overline{03_{16}}$	$\circ$		$-2,12$	$\overline{\phantom{0}}$			Implementation dependent <sup>1</sup>
$\overline{04_{16}}$		ASI_NUCLEUS (ASI_N)	$RW^{2,4}$	(decoded)	V		Implicit address space, nucleus context, TL > 0
$\overline{05_{16}}$	$\circ$		$-2,12$	$\equiv$			Implementation dependent <sup>1</sup>
$\overline{06_{16}^-}$ $0\mbox{B}_{16}$	$\circ$		2,12				Implementation dependent <sup>1</sup>
$\overline{0C_{16}}$		ASI_NUCLEUS_LITTLE (ASI_NL)	$RW^{2,4}$	(decoded)	V		Implicit address space, nucleus context, $TL > 0$ , little-endian
$\overline{{}^{0D_{16}^-}}$ $0F_{16}$	$\circ$		$-2,12$				Implementation dependent <sup>1</sup>
$10_{16}$		ASI_AS_IF_USER_PRIMARY (ASI_AIUP) RW <sup>2,4,18</sup>		(decoded)	V		Primary address space, as if user (nonprivileged)
$\overline{11}_{16}$		ASI_AS_IF_USER_SECONDARY (ASI_AIUS)	$RW^{2,4,18}$	(decoded)	V		Secondary address space, as if user (nonprivileged)
$\frac{12}{12_{16}}$ $13_{16}$	$\circ$		$-2,12$				Implementation dependent <sup>1</sup>
$14_{16}$	$\circ$	ASI_REAL	$RW^{2,4}$	(decoded)	$\mathbb R$		Real address
$15_{16}$	$\circ$	ASI_REAL_IO <sup>D</sup>	$RW^{2,5}$	(decoded)	${\bf R}$		Real address, noncacheable, with side effect (deprecated)
$16_{16}$	$\circ$	ASI_BLOCK_AS_IF_USER_PRIMARY (ASI_BLK_AIUP)	$RW^{2,8,14,1}$ 8	(decoded)	V		Primary address space, block load/store, as if user (nonprivileged)
$17_{16}$	$\circ$	ASI_BLOCK_AS_IF_USER_SECONDARY (ASI_BLK_AIUS)	8	$RW^{2,8,14,1}$ (decoded)	V		Secondary address space, block load/store, as if user (nonprivileged)
$18_{16}$		ASI_AS_IF_USER_PRIMARY_LITTLE (ASI_AIUPL)	$RW^{2,4,18}$	(decoded)	$\mathbf{V}$	$\overline{\phantom{0}}$	Primary address space, as if user (nonprivileged), little-endian
$19_{16}$		ASI_AS_IF_USER_SECONDARY_ LITTLE (ASI_AIUSL)	$RW^{2,4,18}$	(decoded)	$\mathbf{V}$	$\overline{\phantom{0}}$	Secondary address space, as if user (nonprivileged), little-endian
$1\overline{A}_{16}$ - $1B_{16}$	$\circ$		$-2,12$				Implementation dependent <sup>1</sup>
$1C_{16}$	$\Omega$	ASI_REAL_LITTLE $(ASI$ <sub>REAL</sub> L $)$	RW <sup>2,4</sup>	(decoded)	$\mathbb{R}$		Real address, little-endian
$1D_{16}$	$\circ$	ASI_REAL_IO_LITTLE <sup>D</sup> $(ASI\_REAL\_IO\_L^D)$	$RW^{2,5}$	(decoded)	$\mathbb{R}$		Real address, noncacheable, with side effect, little-endian (deprecated)
$1E_{16}$	$\circ$	ASI_BLOCK_AS_IF_USER_PRIMARY_ LITTLE (ASI_BLK_AIUPL)	8	$RW^{2,8,14,1}$ (decoded)	$\mathbf{V}$	$\overline{\phantom{0}}$	Primary address space, block load/store, as if user (nonprivileged), little-endian
$1F_{16}$	$\circ$	ASI_BLOCK_AS_IF_USER_ SECONDARY_LITTLE (ASI_BLK_AIUS_L)	8	$RW^{2,8,14,1}$ (decoded)	V		Secondary address space, block load/store, as if user (nonprivileged), little-endian

**TABLE 10-1** Oracle SPARC Architecture ASIs *(1 of 7)*



#### **TABLE 10-1** Oracle SPARC Architecture ASIs *(2 of 7)*



#### **TABLE 10-1** Oracle SPARC Architecture ASIs *(3 of 7)*







**TABLE 10-1** Oracle SPARC Architecture ASIs *(5 of 7)*

**TABLE 10-1** Oracle SPARC Architecture ASIs *(6 of 7)*





**TABLE 10-1** Oracle SPARC Architecture ASIs *(7 of 7)*

П

† This ASI name has been changed, for consistency; although use of this name is deprecated and software should use the new name, the old name is listed here for compatibility.

- 1 Implementation dependent ASI (impl. dep. #29); available for use by implementors. Software that references this ASI may not be portable.
- 2 An attempted load alternate, store alternate, atomic alternate or prefetch alternate instruction to this ASI in nonprivileged mode causes a *privileged\_action* exception.
- 3 An attempted load alternate, store alternate, atomic alternate or prefetch alternate instruction to this ASI in nonprivileged mode or privileged mode causes a privileged\_action exception.
- 4 May be used with all load alternate, store alternate, atomic alternate and prefetch alternate instructions ( CASA, CASXA, LDSTUBA, LDTWA, LDDFA, LDFA, LDSBA, LDSHA, LDSWA, LDUBA, LDUHA, LDUWA, LDXA, PREFETCHA, STBA, STTWA, STDFA, STFA, STHA, STWA, STXA, SWAPA).
- 5 May be used with all of the following load alternate and store alternate instructions: LDTWA, LDDFA, LDFA, LDSBA, LDSHA, LDSWA, LDUBA, LDUHA, LDUWA, LDXA, STBA, STTWA, STDFA, STFA, STHA, STWA, STXA. Use with an atomic alternate or prefetch alternate instruction ( CASA, CASXA, LDSTUBA, SWAPA or PREFETCHA) causes a DAE\_invalid\_asi exception.
- 6 May only be used in a LDXA or STXA instruction for RW ASIs, LDXA for read-only ASIs and STXA for write-only ASIs. Use of LDXA for write-only ASIs, STXA for read-only ASIs, or any other load alternate, store alternate, atomic alternate or prefetch alternate instruction causes a DAE\_invalid\_asi exception.
- 7 May only be used in an LDTXA instruction. Use of this ASI in any other load alternate, store alternate, atomic alternate or prefetch alternate instruction causes a DAE\_invalid\_asi exception.
- 8 May only be used in a LDDFA or STDFA instruction for RW ASIs, LDDFA for read-only ASIs and STDFA for write-only ASIs. Use of LDDFA for write-only ASIs, STDFA for read-only ASIs, or any other load alternate, store alternate, atomic alternate or prefetch alternate instruction causes a DAE\_invalid\_asi exception.
- 9 May be used with all of the following load and prefetch alternate instructions: LDTWA, LDDFA, LDFA, LDSBA, LDSHA, LDSWA, LDUBA, LDUHA, LDUWA, LDXA, PREFETCHA. Use with an atomic alternate or store alternate instruction causes a DAE\_invalid\_asi exception.
- 10 Write(store)-only ASI; an attempted load alternate, atomic alternate, or prefetch alternate instruction to this ASI causes a DAE\_invalid\_asi exception.
- 11 Read(load)-only ASI; an attempted store alternate or atomic alternate instruction to this ASI causes a DAE\_invalid\_asi exception.
- 12 An attempted load alternate, store alternate, atomic alternate or prefetch alternate instruction to this ASI in privileged mode causes a *DAE\_invalid\_asi* exception.
- 14 An attempted access to this ASI may cause an exception (see *[Special Memory Access ASIs](#page-421-0)* [on page 406](#page-421-0) for details).
- 15 An attempted load alternate, store alternate, atomic alternate or prefetch alternate instruction to this ASI in any mode causes a *DAE\_invalid\_asi* exception if this ASI is not implemented by the model dependent implementation.
- 16 An attempted load alternate, store alternate, atomic alternate or prefetch alternate instruction to a reserved ASI in any mode causes a DAE\_invalid\_asi exception.
- 17 The Queue Tail Registers (ASI  $25_{16}$ ) are read-only. An attempted write to the Queue Tail Registers causes a DAE\_invalid\_asi exception
- 19 May only be used in an LDTXA (load twin-extended-word) instruction (which shares an opcode with LDTWA). Use of this ASI in any other load instruction causes a DAE\_invalid\_asi exception.

# <span id="page-421-0"></span>10.4 Special Memory Access ASIs

This section describes special memory access ASIs that are not described in other sections.

## <span id="page-421-1"></span>10.4.1 ASIs  $10_{16}$ ,  $11_{16}$ ,  $16_{16}$ , and  $17_{16}$  (ASI\_\*AS\_IF\_USER\_\*)

These ASI are intended to be used in accesses from privileged mode, but are processed as if they were issued from nonprivileged mode. Therefore, they are subject to privilege-related exceptions. They are distinguished from each other by the context from which the access is made, as described in [TABLE 10-2.](#page-422-0)

When one of these ASIs is specified in a load alternate or store alternate instruction, the virtual processor behaves as follows:

- In nonprivileged mode, a *privileged\_action* exception occurs
- In any other privilege mode:
	- **■** If U/DMMU TTE.p = 1, a DAE\_privilege\_violation exception occurs
	- Otherwise, the access occurs and its endianness is determined by the U/DMMU TTE.ie bit. If U/DMMU TTE.ie = 0, the access is big-endian; otherwise, it is little-endian.

<span id="page-422-0"></span>



## 10.4.2 ASIs  $18_{16}$ ,  $19_{16}$ ,  $1E_{16}$ , and  $1F_{16}$ (ASI\_\*AS\_IF\_USER\_\*\_LITTLE)

These ASIs are little-endian versions of ASIs  $10_{16}$ ,  $11_{16}$ ,  $16_{16}$ , and  $17_{16}$  (ASI\_AS\_IF\_USER\_\*), described in section [10.4.1.](#page-421-1) Each operates identically to the corresponding non-little-endian ASI, except that if an access occurs its endianness is the opposite of that for the corresponding non-littleendian ASI.

These ASI are intended to be used in accesses from privileged mode, but are processed as if they were issued from nonprivileged mode. Therefore, they are subject to privilege-related exceptions. They are distinguished from each other by the context from which the access is made, as described in [TABLE 10-3.](#page-422-1)

When one of these ASIs is specified in a load alternate or store alternate instruction, the virtual processor behaves as follows:

- In nonprivileged mode, a *privileged\_action* exception occurs
- In any other privilege mode:
	- If U/DMMU TTE.p = 1, a DAE\_privilege\_violation exception occurs
	- Otherwise, the access occurs and its endianness is determined by the U/DMMU TTE.ie bit. If U/DMMU TTE.ie = 0, the access is little-endian; otherwise, it is big-endian.

<span id="page-422-1"></span>



### 10.4.3 ASI  $14_{16}$  (ASI\_REAL)

When ASI\_REAL is specified in any load alternate, store alternate or prefetch alternate instruction, the virtual processor behaves as follows:

- In nonprivileged mode, a *privileged\_action* exception occurs
- In any other privilege mode:
- VA is passed through to RA
- During the address translation, context values are disregarded.
- The endianness of the access is dertermined by the  $U/DMMU$  TTE ie bit; if  $U/DMMU$ TTE.ie  $= 0$ , the access is big-endian, otherwise it is little-endian.

Even if data address translation is disabled, an access with this ASI is still a cacheable access.

### 10.4.4 ASI 15<sub>16</sub> (ASI\_REAL\_IO)

Accesses with ASI\_REAL\_IO bypass the external cache and behave as if the side effect bit (TTE.e bit) is set. When this ASI is specified in any load alternate or store alternate instruction, the virtual processor behaves as follows:

- In nonprivileged mode, a *privileged\_action* exception occurs
- Used with any other load alternate or store alternate instuction, in privileged mode:
	- VA is passed through to RA
	- During the address translation, context values are disregarded.
	- The endianness of the access is dertermined by the  $U/DMMU$  TTE.ie bit; if  $U/DMMU$ TTE.ie  $= 0$ , the access is big-endian, otherwise it is little-endian.

#### 10.4.5 ASI  $1C_{16}$  (ASI\_REAL\_LITTLE)

ASI\_REAL\_LITTLE is a little-endian version of ASI 14<sub>16</sub> (ASI\_REAL). It operates identically to ASI\_REAL, except if an access occurs, its endianness the opposite of that for ASI\_REAL.

#### 10.4.6 ASI  $1D_{16}$  (ASI\_REAL\_IO\_LITTLE)

ASI\_REAL\_IO\_LITTLE is a little-endian version of ASI  $15<sub>16</sub>$  (ASI\_REAL\_IO). It operates identically to ASI\_REAL\_IO, except if an access occurs, its endianness the opposite of that for ASI\_REAL\_IO.

## 10.4.7 ASIs  $22_{16}$ ,  $23_{16}$ ,  $26_{16}$ ,  $27_{16}$ ,  $2A_{16}$ ,  $2B_{16}$ ,  $2E_{16}$   $2F_{16}$ (Privileged Load Integer Twin Extended Word)

ASIs  $22_{16}$ ,  $23_{16}$ ,  $27_{16}$ ,  $2A_{16}$ ,  $2B_{16}$  and  $2F_{16}$  exist for use with the (nonportable) LDTXA instruction as atomic Load Integer Twin Extended Word operations (see *[Load Integer Twin Extended Word from](#page-264-0) [Alternate Space](#page-264-0)* on page 249). These ASIs are distinguished by the context from which the access is made and the endianness of the access, as described in [TABLE 10-4.](#page-424-0)

<span id="page-424-0"></span>



When these ASIs are used with LDTXA, a mem\_address\_not\_aligned exception is generated if the operand address is not 16-byte aligned.

If these ASIs are used with any other Load Alternate, Store Alternate, Atomic Load-Store Alternate, or PREFETCHA instruction, a DAE\_invalid\_asi exception is always generated and mem\_address\_not\_aligned is not generated.

**Compatibility** | These ASIs replaced ASIs 24<sub>16</sub> and 2C<sub>16</sub> used in earlier **Note** UltraSPARC implementations; see the detailed Compatibility Note on page 553 for details.

## 10.4.8 ASIs  $26_{16}$  and  $2E_{16}$  (Privileged Load Integer Twin Extended Word, Real Addressing)

ASIs  $26_{16}$  and  $2E_{16}$  exist for use with the LDTXA instruction as atomic Load Integer Twin Extended Word operations using Real addressing (see *[Load Integer Twin Extended Word from Alternate Space](#page-264-0)* on [page 249](#page-264-0)). These two ASIs are distinguished by the endianness of the access, as described in [TABLE 10-5.](#page-424-1)

ASI	Name	Addressing (Context)	<b>Endianness of Access</b>
$26_{16}$	ASI_TWINX_REAL (ASI TWINX R)	Real	Big-endian when U/DMMU TTE.ie = 0; little-endian when $U/$ $DMMU$ TTE.ie = 1
	2E <sub>16</sub> ASI_TWINX_REAL_LITTLE (ASI_TWINX_REAL_L)	Real	Little-endian when U/DMMU TTE.ie = 0; big-endian when $U/$ $DMMU$ TTE.ie = 1

<span id="page-424-1"></span>**TABLE 10-5** Load Integer Twin Extended Word (Real) ASIs

When these ASIs are used with LDTXA, a mem\_address\_not\_aligned exception is generated if the operand address is not 16-byte aligned.

If these ASIs are used with any other Load Alternate, Store Alternate, Atomic Load-Store Alternate, or PREFETCHA instruction, a DAE\_invalid\_asi exception is always generated and mem\_address\_not\_aligned is not generated.

**Compatibility** These ASIs replaced ASIs 34<sub>16</sub> and 3C<sub>16</sub> used in earlier **Note** UltraSPARC implementations; see the Compatibility Note on page 553 for details.

## 10.4.9 ASIs  $E2_{16}$ ,  $E3_{16}$ ,  $EA_{16}$ ,  $EB_{16}$ (Nonprivileged Load Integer Twin Extended Word)

ASIs  $E_{16}$ ,  $E_{16}$ ,  $E_{16}$ , and  $E_{16}$  exist for use with the (nonportable) LDTXA instruction as atomic Load Integer Twin Extended Word operations (see *[Load Integer Twin Extended Word from Alternate Space](#page-264-0)* [on page 249](#page-264-0)). These ASIs are distinguished by the address space accessed (Primary or Secondary) and the endianness of the access, as described in [TABLE 10-6.](#page-425-0)

<span id="page-425-0"></span>**TABLE 10-6** Load Integer Twin Extended Word ASIs

ASI	<b>Names</b>	Addressing (Context)	<b>Endianness of Access</b>
$E2_{16}$	ASI_TWINX_PRIMARY (ASI_TWINX_P)	Virtual (Primary)	Big-endian when $U/DMMU$ TTE.ie = 0,
$E3_{16}$	ASI_TWINX_SECONDARY (ASI_TWINX_S)	Virtual (Secondary)	little-endian when $U/DMMU$ TTE.ie = 1
	$EA_{16}$ ASI_TWINX_PRIMARY_LITTLE	Virtual	
	(ASI TWINX PL)	(Primary)	Little-endian when $U/DMMU$ TTE.ie = 0,
$EB_{16}$	ASI_TWINX_SECONDARY_LITTLE (ASI TWINX SL)	Virtual (Secondary)	big-endian when $U/DMMU$ TTE.ie = 1

When these ASIs are used with LDTXA, a mem\_address\_not\_aligned exception is generated if the operand address is not 16-byte aligned.

If these ASIs are used with any other Load Alternate, Store Alternate, Atomic Load-Store Alternate, or PREFETCHA instruction, a DAE\_invalid\_asi exception is always generated and mem\_address\_not\_aligned is not generated.

### 10.4.10 Block Load and Store ASIs

ASIs  $16_{16}$ ,  $17_{16}$ ,  $1F_{16}$ ,  $1F_{16}$ ,  $E0_{16}$ ,  $E1_{16}$ ,  $F0_{16}$ ,  $F1_{16}$ ,  $F8_{16}$ , and  $F9_{16}$  exist for use with LDDFA and STDFA instructions as Block Load (LDBLOCKFD) and Block Store (STBLOCKFD) operations (see *[Block Load](#page-245-0)* on [page 230](#page-245-0) and *Block Store* [on page 322\)](#page-337-0).

When these ASIs are used with the LDDFA (STDFA) opcode for Block Load (Store), a mem\_address\_not\_aligned exception is generated if the operand address is not 64-byte aligned.

ASIs  $E0_{16}$  and  $E1_{16}$  are only defined for use in Block Store with Commit operations (see [page 322\)](#page-337-0). Neither ASI E016 nor E116 should be used with the LDDFA opcode; however, if either *is* used, the resulting behavior is specified in the LDDFA instruction description on [page 236](#page-251-0).

If a Block Load or Block Store ASI is used with any other Load Alternate, Store Alternate, Atomic Load-Store Alternate, or PREFETCHA instruction, a *DAE\_invalid\_asi* exception is always generated and mem\_address\_not\_aligned is not generated.

#### 10.4.11 Partial Store ASIs

ASIs  $C0_{16}$ – $C5_{16}$  and  $C8_{16}$ – $CD_{16}$  exist for use with the STDFA instruction as Partial Store (STPARTIALF) operations (see DAE\_invalid\_asi *e*DAE\_invalid\_asi *[eStore Partial Floating-Point](#page-347-0)* on page [332\)](#page-347-0).

When these ASIs are used with STDFA for Partial Store, a mem\_address\_not\_aligned exception is generated if the operand address is not 8-byte aligned and an illegal\_instruction exception is generated if  $i = 1$  in the instruction and the ASI register contains one of the Partial Store ASIs.

If one of these ASIs is used with a Store Alternate instruction other than STDFA, a Load Alternate, Store Alternate, Atomic Load-Store Alternate, or PREFETCHA instruction, a DAE\_invalid\_asi exception is generated and mem\_address\_not\_aligned, LDDF\_mem\_address\_not\_aligned, and *illegal\_instruction* (for  $i = 1$ ) are not generated.

ASIs  $C0_{16}$ – $C5_{16}$  and  $C8_{16}$ – $CD_{16}$  are only defined for use in Partial Store operations (see [page 332\)](#page-347-0). None of them should be used with LDDFA; however, if any of those ASIs *is* used with LDDFA, the resulting behavior is specified in the LDDFA instruction description on [page 237.](#page-252-0)

## 10.4.12 Short Floating-Point Load and Store ASIs

ASIs  $D0_{16}$ – $D3_{16}$  and  $D8_{16}$ – $D8_{16}$  exist for use with the LDDFA and STDFA instructions as Short Floating-point Load and Store operations (see *[Load Floating-Point Register](#page-248-0)* on page 233 and *[Store](#page-340-0) [Floating-Point](#page-340-0)* on page 325).

When ASI  $D2_{16}$ ,  $D3_{16}$ ,  $D4_{16}$ , or  $DB_{16}$  is used with LDDFA (STDFA) for a 16-bit Short Floating-point Load (Store), a mem\_address\_not\_aligned exception is generated if the operand address is not halfword-aligned.

If any of these ASIs are used with any other Load Alternate, Store Alternate, Atomic Load-Store Alternate, or PREFETCHA instruction, a DAE\_invalid\_asi exception is always generated and mem\_address\_not\_aligned is not generated.

# 10.5 ASI-Accessible Registers

In this section the scratchpad registers are described.

A list of Oracle SPARC Architecture 2011 ASIs is shown in TABLE 10-1 on page 399.

## 10.5.1 Privileged Scratchpad Registers (ASI\_SCRATCHPAD) **D1**

An Oracle SPARC Architecture virtual processor includes eight Scratchpad registers (64 bits each, read/write accessible) (impl.dep. #302-U4-Cs10). The use of the Scratchpad registers is completely defined by software.

The Scratchpad registers are intended to be used by performance-critical trap handler code.

The addresses of the privileged scratchpad registers are defined in [TABLE 10-7](#page-427-0).



<span id="page-427-0"></span>**TABLE 10-7** Scratchpad Registers

**IMPL. DEP. #404-S10:** The degree to which Scratchpad registers 4–7 are accessible to privileged software is implementation dependent. Each may be

(1) fully accessible,

(2) accessible, with access much slower than to scratchpad registers 0–3, or

(3) inaccessible (cause a DAE\_invalid\_asi exception).

**V9 Compatibility** Privileged scratchpad registers are an Oracle SPARC **Note** Architecture extension to SPARC V9.

# 10.6 ASI Changes in the Oracle SPARC Architecture

The following Compatibility Note summarize ASI changes in the Oracle SPARC Architecture.

**Compatibility** | The names of several ASIs used in earlier UltraSPARC

**Note** implementations have changed in Oracle SPARC Architecture. Their functions have not changed; just their names have changed.



## Performance Instrumentation

This chapter describes the architecture for performance monitoring hardware on Oracle SPARC Architecture processors. The architecture is based on the design of performance instrumentation counters in previous Oracle SPARC Architecture processors, with an extension for the selective sampling of instructions.

## 11.1 High-Level Requirements

### 11.1.1 Usage Scenarios

The performance monitoring hardware on Oracle SPARC Architecture processors addresses the needs of various kinds of users. There are four scenarios envisioned:

- *System-wide performance monitoring*. In this scenario, someone skilled in system performance analysis (e.g, a Systems Engineer) is using analysis tools to evaluate the performance of the entire system. An example of such a tool is cpustat. The objective is to obtain performance data relating to the configuration and behavior of the system, e.g., the utilization of the memory system.
- *Self-monitoring of performance by the operating system.* In this scenario the OS is gathering performance data in order to tune the operation of the system. Some examples might be:
	- (a) determining whether the processors in the system should be running in single- or multistranded mode.
	- (b) determining the affinity of a process to a processor by examining that process's memory behavior.
- *Performance analysis of an application by a developer*. In this scenario a developer is trying to optimize the performance of a specific application, by altering the source code of the application or the compilation options. The developer needs to know the performance characteristics of the components of the application at a coarse grain, and where these are problematic, to be able to determine fine-grained performance information. Using this information, the developer will alter the source or compilation parameters, re-run the application, and observe the new performance characteristics. This process is repeated until performance is acceptable, or no further improvements can be found.

An example might be that a loop nest is measured to be not performing well. Upon closer inspection, the developer determines that the loop has poor cache behavior, and upon more detailed inspection finds a specific operation which repeatedly misses the cache. Reorganizing the code and/or data may improve the cache behavior.

■ *Monitoring of an application's performance, e.g., by a Java Virtual Machine*. In this scenario the application is not executing directly on the hardware, but its execution is being mediated by a piece of system software, which for the purposes of this document is called a Virtual Machine. This may

be a Java VM, or a binary translation system running software compiled for another architecture, or for an earlier version of the Oracle SPARC Architecture. One goal of the VM is to optimize the behavior of the application by monitoring its performance and dynamically reorganizing the execution of the application (e.g., by selective recompilation of the application).

This scenario differs from the previous one principally in the time allowed to gather performance data. Because the data are being gathered during the execution of the program, the measurements must not adversely affect the performance of the application by more than, say, a few percent, and must yield insight into the performance of the application in a relatively short time (otherwise, optimization opportunities are deferred for too long). This implies an observation mechanism which is of very low overhead, so that many observations can be made in a short time.

In contrast, a developer optimizing an application has the luxury of running or re-running the application for a considerable period of time (minutes or even hours) to gather data. However, the developer will also expect a level of precision and detail in the data which would overwhelm a virtual machine, so the accuracy of the data required by a virtual machine need not be as high as that supplied to the developer.

Scenarios 1 and 2 are adequately dealt with by a suitable set of performance counters capable of counting a variety of performance-related events. Counters are ideal for these situations because they provide low-overhead statistics without any intrusion into the behavior of the system or disruption to the code being monitored. However, counters may not adequately address the latter two scenarios, in which detailed and timely information is required at the level of individual instructions. Therefore, Oracle SPARC Architecture processors may also implement an instruction sampling mechanism.

#### 11.1.2 Metrics

There are two classes of data reported by a performance instrumentation mechanism:

- *Architectural performance metrics*. These are metrics related to the observable execution of code at the architectural level (Oracle SPARC Architecture). Examples include:
	- The number of instructions executed
	- The number of floating point instructions executed
	- The number of conditional branch instructions executed
- *Implementation performance metrics*. These describe the behavior of the microprocessor in terms of its implementation, and would not necessarily apply to another implementation of the architecture.

In optimizing the performance of an application or system, attention will first be paid to the first class of metrics, and so these are more important. Only in performance-critical cases would the second class receive attention, since using these metrics requires a fairly extensive understanding of the specific implementation of the Oracle SPARC Architecture.

## 11.1.3 Accuracy Requirements

Accuracy requirements for performance instrumentation vary depending on the scenario. The requirements are complicated by the possibly speculative nature of Oracle SPARC Architecture processor implementations. For example, an implementation may include in its cache miss statistics the misses induced by speculative executions which were subsequently flushed, or provide two separate statistics, one for the misses induced by flushed instructions and one for misses induced by retired instructions. Although the latter would be desirable, the additional implementation complexity of associating events with specific instructions is significant, and so all events may be counted without distinction. The instruction sampling mechanism may distinguish between instructions that retired and those that were flushed, in which case sampling can be used to obtain statistical estimates of the frequencies of operations induced by mis-speculation.

For critical performance measurements, architectural event counts must be accurate to a high degree (1 part in  $10<sup>5</sup>$ ). Which counters are considered performance-critical (and therefore accurate to 1 part in  $10<sup>5</sup>$ ) are specified in implementation-specific documentation.

Implementation event counts must be accurate to 1 part in  $10<sup>3</sup>$ , not including the speculative effects mentioned above. An upper bound on counter skew must be stated in implementation-specific documentation.

**Programming** | Increasing the time between counter reads will mitigate the **Note** inaccurcies that could be introduced by counter skew (due to speculative effects).

# 11.2 Performance Counters and Controls

The performance instrumentation hardware provides performance instrumentation counters (PICs). The number and size of performance counters is implementation dependent, but each performance counter register contains at least one 32-bit counter. It is implementation dependent whether the performance counter registers are accessed as ASRs or are accessed through ASIs.

There are one or more performance counter control registers (PCRs) associated with the counter registers. It is implementation dependent whether the PCRs are accessed as ASRs or are accessed through ASIs.

Each counter in a counter register can count one kind of event at a time. The number of the kinds of events that can be counted is implementation dependent. For each performance counter register, the corresponding control register is used to select the event type being counted. A counter is incremented whenever an event of the matching type occurs. A counter may be incremented by an event caused by an instruction which is subsequently flushed (for example, due to mis-speculation). Counting of events may be controlled based on privilege mode or on the strand in which they occur. Masking may be provided to allow counting of subgroups of events (for example, various occurrences of different opcode groups).

A field that indicates when a counter has overflowed must be present in either each performance instrumentation counter or in a separate performance counter control register.

Performance counters are usually provided on a per-strand basis.

### 11.2.1 Counter Overflow

Overflow of a counter is recorded in the overflow-indication field of either a performance instrumentation counter or a separate performance counter control register.

**Programming** | Counter overflow traps can also be used for sampling, by setting **Note** | the initial counter value so that an interrupt occurs *n* counts later.

Counter overflow traps are provided so that large counts can be maintained in software, beyond the range directly supported in hardware. The counters continue to count after an overflow, and software can utilize the overflow traps to maintain additional high-order bits.
## <span id="page-432-0"></span>Traps

A *trap* is a vectored transfer of control to software running in a privilege mode (see [page 418](#page-433-0)) with (typically) greater privileges. A trap in nonprivileged mode can be delivered to privileged mode or hyperprivileged mode. A trap that occurs while executing in privileged mode can be delivered to privileged mode or hyperprivileged mode.

The actual transfer of control occurs through a trap table that contains the first eight instructions (32 instructions for *clean\_window*, window spill, and window fill, traps) of each trap handler. The virtual base address of the trap table for traps to be delivered in privileged mode is specified in the Trap Base Address (TBA) register. The displacement within the table is determined by the trap type and the current trap level (TL). One-half of each table is reserved for hardware traps; the other half is reserved for software traps generated by Tcc instructions.

- A trap behaves like an unexpected procedure call. It causes the hardware to do the following:
- 1. Save certain virtual processor state (such as program counters, CWP, ASI, CCR, PSTATE, and the trap type) on a hardware register stack.
- 2. Enter privileged execution mode with a predefined PSTATE.
- 3. Begin executing trap handler code in the trap vector.

When the trap handler has finished, it uses either a DONE or RETRY instruction to return.

A trap may be caused by a Tcc instruction, an instruction-induced exception, a reset, an asynchronous error, or an interrupt request not directly related to a particular instruction. The virtual processor must appear to behave as though, before executing each instruction, it determines if there are any pending exceptions or interrupt requests. If there are pending exceptions or interrupt requests, the virtual processor selects the highest-priority exception or interrupt request and causes a trap.

Thus, an *exception* is a condition that makes it impossible for the virtual processor to continue executing the current instruction stream without software intervention. A *trap* is the action taken by the virtual processor when it changes the instruction flow in response to the presence of an exception, interrupt, reset, or Tcc instruction.

**V9 Compatibility** | Exceptions referred to as "catastrophic error exceptions" in the **Note** SPARC V9 specification do not exist in the Oracle SPARC Architecture; they are handled using normal error-reporting exceptions. (impl. dep. #31-V8-Cs10)

An *interrupt* is a request for service presented to a virtual processor by an external device.

Traps are described in these sections:

- **[Virtual Processor Privilege Modes](#page-433-0)** on page 418.
- **[Virtual Processor States and Traps](#page-434-0)** on page 419.
- **[Trap Categories](#page-434-1)** on page 419.
- **[Trap Control](#page-438-0)** on page 423.
- **[Trap-Table Entry Addresses](#page-439-0)** on page 424.
- **[Trap Processing](#page-447-0)** on page 432.
- **[Exception and Interrupt Descriptions](#page-449-0)** on page 434.

■ **[Register Window Traps](#page-454-0)** on page 439.

## <span id="page-433-0"></span>12.1 Virtual Processor Privilege Modes

An Oracle SPARC Architecture virtual processor is always operating in a discrete privilege mode. The privilege modes are listed below in order of increasing privilege:

- Nonprivileged mode (also known as "user mode")
- Privileged mode, in which supervisor (operating system) software primarily operates
- Hyperprivileged mode (not described in this document)

The virtual processor's operating mode is determined by the state of two mode bits, as shown in [TABLE 12-1.](#page-433-1)

<span id="page-433-1"></span>



A trap is delivered to the virtual processor in either privileged mode or hyperprivileged mode; in which mode the trap is delivered depends on:

- Its trap type
- The trap level (TL) at the time the trap is taken
- The privilege mode at the time the trap is taken

Traps detected in nonprivileged and privileged mode can be delivered to the virtual processor in privileged mode or hyperprivileged mode.

TABLE 12-4 on page 427 indicates in which mode each trap is processed, based on the privilege mode at which it was detected.

A trap delivered to privileged mode uses the privileged-mode trap vector, based upon the TBA register. See *[Trap-Table Entry Address to Privileged Mode](#page-439-1)* on page 424 for details.

The maximum trap level at which privileged software may execute is MAXPTL (which, on an Oracle SPARC Architecture 2011 virtual processor, is 2)..

> **Notes** Execution in nonprivileged mode with  $TL > 0$  is an invalid condition that privileged software should never allow to occur.

[FIGURE 12-1](#page-434-2) shows how a virtual processor transitions between privilege modes, excluding transitions that can occur due to direct software writes to PSTATE.priv. In this figure,  $\boxed{F1}$  indicates a "trap destined for privileged mode" and  $\overline{H}$  indicates a "trap destined for hyperprivileged mode".



**FIGURE 12-1** Virtual Processor Privilege Mode Transition Diagram

## <span id="page-434-2"></span><span id="page-434-0"></span>12.2 Virtual Processor States and Traps

The value of TL affects the generated trap vector address. TL also determines where (that is, into which element of the TSTATE array) the states are saved.

#### 12.2.0.1 Usage of Trap Levels

If MAXPTL = 2 in an Oracle SPARC Architecture implementation, the trap levels might be used as shown in [TABLE 12-2.](#page-434-3)

<span id="page-434-3"></span>**TABLE 12-2** Typical Usage for Trap Levels

Corresponding <b>Execution Mode</b>	Usage
Nonprivileged	Normal execution
Privileged	System calls; interrupt handlers; instruction emulation
Privileged	Window spill/fill handler

## <span id="page-434-1"></span>12.3 Trap Categories

An exception, error, or interrupt request can cause any of the following trap types:

- Precise trap
- Deferred trap
- Disrupting trap

■ Reset trap

#### 12.3.1 Precise Traps

A *precise trap* is induced by a particular instruction and occurs before any program-visible state has been changed by the trap-inducing instructions. When a precise trap occurs, several conditions must be true:

- The PC saved in TPC[TL] points to the instruction that induced the trap and the NPC saved in TNPC[TL] points to the instruction that was to be executed next.
- All instructions issued before the one that induced the trap have completed execution.
- Any instructions issued after the one that induced the trap remain unexecuted.

Among the actions that trap handler software might take when processing a precise trap are:

- Return to the instruction that caused the trap and reexecute it by executing a RETRY instruction  $(PC \leftarrow old PC, NPC \leftarrow old NPC).$
- Emulate the instruction that caused the trap and return to the succeeding instruction by executing a DONE instruction (PC  $\leftarrow$  old NPC, NPC  $\leftarrow$  old NPC + 4).
- Terminate the program or process associated with the trap.

#### 12.3.2 Deferred Traps

A *deferred trap* is also induced by a particular instruction, but unlike a precise trap, a deferred trap may occur after program-visible state has been changed. Such state may have been changed by the execution of either the trap-inducing instruction itself or by one or more other instructions.

There are two classes of deferred traps:

■ *Termination deferred traps* — The instruction (usually a store) that caused the trap has passed the retirement point of execution (the TPC has been updated to point to an instruction beyond the one that caused the trap). The trap condition is an error that prevents the instruction from completing and its results becoming globally visible. A termination deferred trap has high trap priority, second only to the priority of resets.

**Programming** | Not enough state is saved for execution of the instruction stream

- **Note** to resume with the instruction that caused the trap. Therefore, the trap handler must terminate the process containing the
	- instruction that caused the trap.
- *Restartable deferred traps* The program-visible state has been changed by the trap-inducing instruction or by one or more other instructions after the trap-inducing instruction.

**SPARC V9** | A *restartable* deferred trap is the "deferred trap" defined in the **Compatibility** SPARC V9 specification.**Note**

The fundamental characteristic of a *restartable* deferred trap is that the state of the virtual processor on which the trap occurred may not be consistent with any precise point in the instruction sequence being executed on that virtual processor. When a restartable deferred trap occurs, TPC[TL] and TNPC[TL] contain a PC value and an NPC value, respectively, corresponding to a point in the instruction sequence being executed on the virtual processor. This PC may correspond to the trapinducing instruction or it may correspond to an instruction following the trap-inducing instruction. With a restartable deferred trap, program-visible updates may be missing from instructions prior to the instruction to which TPC[TL] refers. The missing updates are limited to instructions in the range from (and including) the actual trap-inducing instruction up to (but not including) the instruction to which TPC[TL] refers. By definition, the instruction to which TPC[TL] refers has not yet executed, therefore it cannot have any updates, missing or otherwise.

With a restartable deferred trap there must exist sufficient information to report the error that caused the deferred trap. If system software can recover from the error that caused the deferred trap, then there must be sufficient information to generate a consistent state within the processor so that execution can resume. Included in that information must be an indication of the mode (nonprivileged, privileged, or hyperprivileged) in which the trap-inducing instruction was issued.

How the information necessary for repairing the state to make it consistent state is maintained and how the state is repaired to a consistent state are implementation dependent. It is also implementation dependent whether execution resumes at the point of the trap-inducing instruction or at an arbitrary point between the trap-inducing instruction and the instruction pointed to by the TPC[TL], inclusively.

Associated with a particular restartable deferred trap implementation, the following must exist:

- An instruction that causes a potentially outstanding restartable deferred trap exception to be taken as a trap
- Instructions with sufficient privilege to access the state information needed by software to emulate the restartable deferred trap-inducing instruction and to resume execution of the trapped instruction stream.

**Programming** | Resuming execution may require the emulation of instructions **Note** | that had not completed execution at the time of the restartable deferred trap, that is, those instructions in the deferred-trap queue.

Software should resume execution with the instruction starting at the instruction to which TPC[TL] refers. Hardware should provide enough information for software to recreate virtual processor state and update it to the point just before execution of the instruction to which TPC[TL] refers. After software has updated virtual processor state up to that point, it can then resume execution by issuing a RETRY instruction.

**IMPL. DEP. #32-V8-Ms10:** Whether any restartable deferred traps (and, possibly, associated deferredtrap queues) are present is implementation dependent.

Among the actions software can take after a restartable deferred trap are these:

- Emulate the instruction that caused the exception, emulate or cause to execute any other executiondeferred instructions that were in an associated restartable deferred trap state queue, and use RETRY to return control to the instruction at which the deferred trap was invoked.
- Terminate the program or process associated with the restartable deferred trap.

A deferred trap (of either of the two classes) is always delivered to the virtual processor in hyperprivileged mode.

### <span id="page-436-0"></span>12.3.3 Disrupting Traps

#### 12.3.3.1 Disrupting versus Precise and Deferred Traps

A *disrupting trap* is caused by a condition (for example, an interrupt) rather than directly by a particular instruction. This distinguishes it from *precise* and *deferred* traps.

When a disrupting trap has been serviced, trap handler software normally arranges for program execution to resume where it left off. This distinguishes disrupting traps from *reset* traps, since a reset trap vectors to a unique reset address and execution of the program that was running when the reset occurred is generally not expected to resume.

When a disrupting trap occurs, the following conditions are true:

1. The PC saved in TPC[TL] points to an instruction in the disrupted program stream and the NPC value saved in TNPC[TL] points to the instruction that was to be executed after that one.

2. All instructions issued before the instruction indicated by TPC[TL] have retired.

3. The instruction to which TPC[TL] refers and any instruction(s) that were issued after it remain unexecuted.

A disrupting trap may be due to an interrupt request directly related to a previously-executed instruction; for example, when a previous instruction sets a bit in the SOFTINT register.

#### 12.3.3.2 Causes of Disrupting Traps

A disrupting trap may occur due to either an interrupt request or an error not directly related to instruction processing. The source of an interrupt request may be either internal or external. An interrupt request can be induced by the assertion of a signal not directly related to any particular virtual processor or memory state, for example, the assertion of an "I/O done" signal.

A condition that causes a disrupting trap persists until the condition is cleared.

#### 12.3.3.3 Conditioning of Disrupting Traps

How disrupting traps are conditioned is affected by:

- The privilege mode in effect when the trap is outstanding, just before the trap is actually taken (regardless of the privilege mode that was in effect when the exception was detected).
- The privilege mode for which delivery of the trap is destined

**Outstanding in Nonprivileged or Privileged mode, destined for delivery in Privileged mode.** An outstanding disrupting trap condition in either nonprivileged mode or privileged mode and destined for delivery to privileged mode is held pending while the Interrupt Enable (ie) field of PSTATE is zero (PSTATE.ie = 0). interrupt\_level\_*n* interrupts are further conditioned by the Processor Interrupt Level (PIL) register. An interrupt is held pending while either PSTATE.ie =  $0$  or the condition's interrupt level is less than or equal to the level specified in PIL. When delivery of this disrupting trap is enabled by PSTATE.ie = 1, it is delivered to the virtual processor in privileged mode if TL < MAXPTL (2, in Oracle SPARC Architecture 2011 implementations).

**Outstanding in Nonprivileged or Privileged mode, destined for delivery in Hyperprivileged mode.** An outstanding disrupting trap condition detected while in either nonprivileged mode or privileged mode and destined for delivery in hyperprivileged mode is never masked; it is delivered immediately.

The above is summarized in [TABLE 12-3](#page-437-0).

<span id="page-437-0"></span>**TABLE 12-3** Conditioning of Disrupting Traps



#### 12.3.3.4 Trap Handler Actions for Disrupting Traps

Among the actions that trap-handler software might take to process a disrupting trap are:

- Use RETRY to return to the instruction at which the trap was invoked  $(PC \leftarrow old PC, \text{NPC} \leftarrow old \text{NPC}).$
- Terminate the program or process associated with the trap.

### 12.3.4 Uses of the Trap Categories

The SPARC V9 *trap model* stipulates the following:

- 1. Reset traps occur asynchronously to program execution.
- 2. When recovery from an exception can affect the interpretation of subsequent instructions, such exceptions shall be precise. See TABLE 12-4, TABLE 12-5, and *[Exception and Interrupt Descriptions](#page-449-0)* on [page 434](#page-449-0) for identification of which traps are precise.
- 3. In an Oracle SPARC Architecture implementation, all exceptions that occur as the result of program execution are precise (impl. dep. #33-V8-Cs10).
- 4. An error detected after the initial access of a multiple-access load instruction (for example, LDTX or LDBLOCKF<sup>D</sup>) should be precise. Thus, a trap due to the second memory access can occur. However, the processor state should not have been modified by the first access.
- 5. Exceptions caused by external events unrelated to the instruction stream, such as interrupts, are disrupting.
- A deferred trap may occur one or more instructions after the trap-inducing instruction is dispatched.

## <span id="page-438-0"></span>12.4 Trap Control

Several registers control how any given exception is processed, for example:

- The interrupt enable (ie) field in PSTATE and the Processor Interrupt Level (PIL) register control interrupt processing. See *[Disrupting Traps](#page-436-0)* on page 421 for details.
- The enable floating-point unit (fef) field in FPRS, the floating-point unit enable (pef) field in PSTATE, and the trap enable mask (tem) in the FSR control floating-point traps.
- The TL register, which contains the current level of trap nesting, affects whether the trap is processed in privileged mode or hyperprivileged mode.
- PSTATE.tle determines whether implicit data accesses in the trap handler routine will be performed using big-endian or little-endian byte order.

Between the execution of instructions, the virtual processor prioritizes the outstanding exceptions, errors, and interrupt requests. At any given time, only the highest-priority exception, error, or interrupt request is taken as a trap. When there are multiple interrupts outstanding, the interrupt with the highest interrupt level is selected. When there are multiple outstanding exceptions, errors, and/or interrupt requests, a trap occurs based on the exception, error, or interrupt with the highest priority (numerically lowest priority number in TABLE 12-5). See *[Trap Priorities](#page-447-1)* on page 432.

#### 12.4.1 PIL Control

When an interrupt request occurs, the virtual processor compares its interrupt request level against the value in the Processor Interrupt Level (PIL) register. If the interrupt request level is greater than PIL and no higher-priority exception is outstanding, then the virtual processor takes a trap using the appropriate interrupt\_level\_*n* trap vector.

### 12.4.2 FSR.tem Control

The occurrence of floating-point traps of type IEEE\_754\_exception can be controlled with the useraccessible trap enable mask (tem) field of the FSR. If a particular bit of FSR.tem is 1, the associated IEEE\_754\_exception can cause an fp\_exception\_ieee\_754 trap.

If a particular bit of FSR.tem is 0, the associated IEEE\_754\_exception does not cause an fp\_exception\_ieee\_754 trap. Instead, the occurrence of the exception is recorded in the FSR's accrued exception field (aexc).

If an IEEE\_754\_exception results in an fp\_exception\_ieee\_754 trap, then the destination F register, FSR.fcc*n*, and FSR.aexc fields remain unchanged. However, if an IEEE\_754\_exception does not result in a trap, then the F register, FSR.fcc*n*, and FSR.aexc fields are updated to their new values.

## <span id="page-439-0"></span>12.5 Trap-Table Entry Addresses

Traps are delivered to the virtual processor in either privileged mode or hyperprivileged mode, depending on the trap type, the value of TL at the time the trap is taken, and the privilege mode at the time the exception was detected. See TABLE 12-4 on page 427 and TABLE 12-5 on page 430 for details.

Unique trap table base addresses are provided for traps being delivered in privileged mode and in hyperprivileged mode.

### <span id="page-439-1"></span>12.5.1 Trap-Table Entry Address to Privileged Mode

Privileged software initializes bits 63:15 of the Trap Base Address (TBA) register (its most significant 49 bits) with bits 63:15 of the desired 64-bit privileged trap-table base address.

At the time a trap to privileged mode is taken:

- Bits  $63:15$  of the trap vector address are taken from TBA $(63:15)$ .
- Bit 14 of the trap vector address (the "TL>0" field) is set based on the value of TL just before the trap is taken; that is, if  $TL = 0$  then bit 14 is set to 0 and if  $TL > 0$  then bit 14 is set to 1.
- Bits 13:5 of the trap vector address contain a copy of the contents of the TT register (TT[TL]).
- Bits 4:0 of the trap vector address are always 0; hence, each trap table entry is at least  $2^5$  or 32 bytes long. Each entry in the trap table may contain the first eight instructions of the corresponding trap handler.

[FIGURE 12-2](#page-439-2) illustrates the trap vector address for a trap delivered to privileged mode. In [FIGURE 12-2](#page-439-2), the "TL>0" bit is 0 if TL = 0 when the trap was taken, and 1 if TL > 0 when the trap was taken. This implies, as detailed in the following section, that there are two trap tables for traps to privileged mode: one for traps from  $TL = 0$  and one for traps from  $TL > 0$ .



<span id="page-439-2"></span>**FIGURE 12-2** Privileged Mode Trap Vector Address

### 12.5.2 Privileged Trap Table Organization

The layout of the privileged-mode trap table (which is accessed using virtual addresses) is illustrated in [FIGURE 12-3.](#page-440-0)



<span id="page-440-0"></span>**FIGURE 12-3** Privileged-mode Trap Table Layout

The trap table for  $TL = 0$  comprises 512 thirty-two-byte entries; the trap table for  $TL > 0$  comprises 512 more thirty-two-byte entries. Therefore, the total size of a full privileged trap table is  $2 \times 512 \times 32$ bytes (32 Kbytes). However, if privileged software does not use software traps (Tcc instructions) at  $TL > 0$ , the table can be made 24 Kbytes long.

### 12.5.3 Trap Type (TT)

When a normal trap occurs, a value that uniquely identifies the type of the trap is written into the current 9-bit TT register (TT[TL]) by hardware. Control is then transferred into the trap table to an address formed by the trap's destination privilege mode:

■ The TBA register, (TL > 0), and TT[TL] (see *[Trap-Table Entry Address to Privileged Mode](#page-439-1)* on page 424)

TT values  $000_{16}$ -0FF<sub>16</sub> are reserved for hardware traps. TT values  $100_{16}$ -17F<sub>16</sub> are reserved for software traps (caused by execution of a Tcc instruction) to privileged-mode trap handlers.

#### **IMPL. DEP. #35-V8-Cs20**: TT values  $060_{16}$  to  $07F_{16}$  were reserved for

implementation\_dependent\_exception\_*n* exceptions in the SPARC V9 specification, but are now all defined as standard Oracle SPARC Architecture exceptions. See TABLE 12-4 for details.

The assignment of TT values to traps is shown in TABLE 12-4; TABLE 12-5 provides the same list, but sorted in order of trap priority. The key to both tables follows:





 $\begin{array}{c} \hline \end{array}$ 



 $\blacksquare$ 

 $\blacksquare$  $\blacksquare$ 



\* Although these trap priorities are recommended, all trap priorities are implementation dependent (impl. dep. #36-V8 on page [432\)](#page-447-2), including relative priorities within a given priority level.

‡ The trap vector entry (32 bytes) for this trap type plus the next three trap types (total of 128 bytes) are permanently reserved for this exception.

 $^{\rm D}$  This exception is deprecated, because the only instructions that can generate it have been deprecated.





 $\blacksquare$ 

 $\blacksquare$ 

\* Although these trap priorities are recommended, all trap priorities are implementation dependent (impl. dep. #36-V8 on page [432\)](#page-447-2), including relative priorities within a given priority level.

‡ The trap vector entry (32 bytes) for this trap type plus the next three trap types (total of 128 bytes) are permanently reserved for this exception.

 $^{\rm D}$  This exception is deprecated, because the only instructions that can generate it have been deprecated.

#### 12.5.3.1 Trap Type for Spill/Fill Traps

The trap type for window *spill*/*fill* traps is determined on the basis of the contents of the OTHERWIN and WSTATE registers as described below and shown in [FIGURE 12-4.](#page-447-3)





**FIGURE 12-4** Trap Type Encoding for Spill/Fill Traps

#### <span id="page-447-3"></span><span id="page-447-1"></span>12.5.4 Trap Priorities

TABLE 12-4 on page 427 and TABLE 12-5 on page 430 show the assignment of traps to TT values and the relative priority of traps and interrupt requests. A trap priority is an ordinal number, with 0 indicating the highest priority and greater priority numbers indicating decreasing priority; that is, if  $x < y$ , a pending exception or interrupt request with priority *x* is taken instead of a pending exception or interrupt request with priority *y*. Traps within the same priority class (0 to 33) are listed in priority order in TABLE 12-5 (impl. dep. #36-V8).

<span id="page-447-2"></span>**IMPL. DEP. #36-V8:** The relative priorities of traps defined in the Oracle SPARC Architecture are fixed. However, the absolute priorities of those traps are implementation dependent (because a future version of the architecture may define new traps). The priorities (both absolute and relative) of any new traps are implementation dependent.

However, the TT values for the exceptions and interrupt requests shown in TABLE 12-4 and TABLE 12-5 must remain the same for every implementation.

The trap priorities given above always need to be considered within the context of how the virtual processor actually issues and executes instructions.

# <span id="page-447-0"></span>12.6 Trap Processing

The virtual processor's action during trap processing depends on various virtual processor states, including the trap type, the current level of trap nesting (given in the TL register), and PSTATE. When a trap occurs, the GL register is normally incremented by one (described later in this section), which replaces the set of eight global registers with the next consecutive set.

During normal operation, the virtual processor is in execute\_state. It processes traps in execute\_state and continues.

TABLE 12-6 describes the virtual processor mode and trap-level transitions involved in handling traps.

**TABLE 12-6** Trap Received While in execute\_state



### 12.6.1 Normal Trap Processing

A trap is delivered in either privileged mode or hyperprivileged mode, depending on the type of trap, the trap level (TL), and the privilege mode in effect when the exception was detected.

During normal trap processing, the following state changes occur (conceptually, in this order):

- The trap level is updated. This provides access to a fresh set of privileged trap-state registers used to save the current state, in effect, pushing a frame on the trap stack.
	- $TL$  ←  $TL + 1$
- Existing state is preserved.

```
TSTATE|TL].gl \leftarrow GL
TSTATE[TL].ccr \leftarrow CCRTSTATE[TL].asi ← ASI
TSTATE[TL].pstate ← PSTATE
TSTATE[TL].cwp \leftarrow CWPTPC[TL] \leftarrow PC // (upper 32 bits zeroed if PSTATE.am = 1)
TNPC[TL] \leftarrow NPC // (upper 32 bits zeroed if PSTATE.am = 1)
```
■ The trap type is preserved.

 $TT[TL] \leftarrow$  the trap type

■ The Global Level register (GL) is updated. This normally provides access to a fresh set of global registers:

 $GL \leftarrow min (GL + 1, \textit{MAXPGL})$ 

■ The PSTATE register is updated to a predefined state:

```
PSTATE.mm is unchanged
PSTATE.pef \leftarrow 1 // if an FPU is present, it is enabled
PSTATE.am \leftarrow 0 // address masking is turned off
PSTATE.priv \leftarrow 1 // the virtual processor enters privileged mode
     PSTATE.cle \leftarrow PSTATE.tle //set endian mode for traps
endif
PSTATE.ie \leftarrow 0 // interrupts are disabled
PSTATE.tle is unchanged
PSTATE.tct \leftarrow 0 // trap on CTI disabled
```
■ For a register-window trap (*clean\_window*, window spill, or window fill) only, CWP is set to point to the register window that must be accessed by the trap-handler software, that is:

if  $TT[TL] = 024_{16}$  // a clean\_window trap then  $CWP \leftarrow (CWP + 1) \text{ mod } N\_REG\_WINDOWS;$ endif if  $(080<sub>16</sub> ≤ TT[TL] ≤ 0BF<sub>16</sub>) // window spill trap$ then  $CWP \leftarrow (CWP + CANSAVE + 2) \text{ mod } N\_REG\_WINDOWS;$ endif if (0C0<sub>16</sub> ≤ TT[TL] ≤ 0FF<sub>16</sub>) // window fill trap then  $CWP \leftarrow (CWP - 1) \text{ mod } N\_REG\_WINDOWS;$ endif

For non-register-window traps, CWP is not changed.

■ Control is transferred into the trap table:

```
// Note that at this point, TL has already been incremented (above)
if ( (trap is to privileged mode) and (TL ≤ MAXPTL) )
then
```
//the trap is handled in privileged mode //Note: The expression " $(TL > 1)$ " below evaluates to the //value  $0<sub>2</sub>$  if TL was 0 just before the trap (in which //case,  $TL = 1$  now, since it was incremented above, //during trap entry). "(TL > 1)" evaluates to 1, if //TL was  $> 0$  before the trap. PC ← TBA{63:15} **::** (TL > 1) **::** TT[TL] **::** 0 00002  $NPC \leftarrow \text{TBA}{63:15} :: (\text{TL} > 1) :: \text{TT}[ \text{TL} ] :: 0 0100_2$ else { trap is handled in hyperprivileged mode } endif

Interrupts are ignored as long as  $PSTATE_ie = 0$ .

**Programming** | State in TPC[*n*], TNPC[*n*], TSTATE[*n*], and TT[*n*] is only changed

- **Note** autonomously by the processor when a trap is taken while
	- $TL = n 1$ ; however, software can change any of these values
	- with a WRPR instruction when TL = *n*.

# <span id="page-449-0"></span>12.7 Exception and Interrupt Descriptions

The following sections describe the various exceptions and interrupt requests and the conditions that cause them. Each exception and interrupt request describes the corresponding trap type as defined by the trap model.

All other trap types are reserved.

**Note** | The encoding of trap types in the Oracle SPARC Architecture differs from that shown in *The SPARC Architecture Manual-Version 9*. Each trap is marked as precise, deferred, disrupting, or reset. Example exception conditions are included for each exception type. Chapter 7, *[Instructions](#page-108-0)*, enumerates which traps can be generated by each instruction.

The following traps are generally expected to be supported in all Oracle SPARC Architecture 2011 implementations. A given trap is not required to be supported in an implementation in which the conditions that cause the trap can never occur.

*clean\_window* [TT =  $024_{16}$ – $027_{16}$ ] (Precise) — A SAVE instruction discovered that the window about to be used contains data from another address space; the window must be cleaned before it can be used.

**IMPL. DEP. #102-V9:** An implementation may choose either to implement automatic cleaning of register windows in hardware or to generate a *clean\_window* trap, when needed, so that window(s) can be cleaned by software. If an implementation chooses the latter option, then support for this trap type is mandatory.

■ **control\_transfer\_instruction** [TT = 074<sub>16</sub>] (Precise) — This exception is generated if PSTATE.tct = 1 and the processor determines that a successful control transfer will occur as a result of execution of that instruction. If such a transfer will occur, the processor generates a control\_transfer\_instruction precise trap (trap type =  $74_{16}$ ) instead of completing the control transfer. The pc stored in TPC[TL] is the address of the CTI, and the TNPC[TL] is set to the value of NPC before the CTI is executed. (impl. dep. #450-S20). PSTATE.tct is always set to 0 as part of

П

normal entry into a trap handler. When this exception occurs in nonprivileged or privileged mode, the trap is delivered in privileged mode. If it occurs in hyperprivileged mode, the trap is delivered in hyperprivileged mode.

- $\bullet$  **cpu\_mondo** [TT = 07C<sub>16</sub>] (Disrupting) This interrupt is generated when another virtual processor has enqueued a message for this virtual processor. It is used to deliver a trap in privileged mode, to inform privileged software that an interrupt report has been appended to the virtual processor's CPU mondo queue. A direct message between virtual processors is sent via a CPU mondo interrupt. When the CPU mondo queue contains a valid entry, a cpu\_mondo exception is sent to the target virtual processor.
	- **Programming** | It is possible that an implementation may occasionally cause a **Note** cpu\_mondo interrupt when the CPU Mondo queue is empty (CPU Mondo Queue Head pointer = CPU Mondo Queue Tail pointer). A guest operating system running in privileged mode should handle this by ignoring any CPU Mondo interrupt with an empty queue.



- **compatibility\_feature** [TT = 02F<sub>16</sub>] (Precise) This exception is generated if an attempt is made to execute an extended-capability instruction that is currently disabled by the Compatibility Feature Register (CFR)
- *DAE\_invalid\_asi*  $[TT = 014_{16}]$  (Precise) An attempt was made to execute an invalid combination of instruction and ASI. See the instruction descriptions in [Chapter 7](#page-108-1) for a detailed list of valid ASIs for each instruction that can access alternate address spaces. The following invalid combinations of instruction, ASI, and virtual address cause a DAE\_invalid\_asi exception:
	- A load, store, load-store, or PREFETCHA instruction with either an invalid ASI or an invalid virtual address for a valid ASI.
	- A disallowed combination of instruction and ASI (see *[Block Load and Store ASIs](#page-425-0)* on page 410 and *[Partial Store ASIs](#page-426-0)* on page 411). This includes the following:
		- an attempt to use a (deprecated) atomic quad load ASI ( $24_{16}$ ,  $2C_{16}$ ,  $34_{16}$ , or  $3C_{16}$ ) with any load alternate opcode other than LDTXA's (which is shared by LDDA)
		- an attempt to use a nontranslating ASI value with any load or store alternate instruction other than LDXA, LDDFA, STXA, or STDFA
		- an attempt to read from a write-only ASI-accessible register, or load from a store-only ASI (for example, a block commit store ASI,  $E0_{16}$  or  $E1_{16}$ )
		- an attempt to write to a read-only ASI-accessible register
- *DAE\_nc\_page* [TT = 016<sub>16</sub>] (Precise) —An access to a noncacheable page (TTE.cp = 0) was attempted by an atomic load-store instruction (CASA, CASXA, SWAP, SWAPA, LDSTUB, or LDSTUBA), an LDTXA instruction, a LDBLOCKF<sup>D</sup> instruction, or a STPARTIALF instruction.
- **DAE\_nfo\_page** [TT = 017<sub>16</sub>] (Precise) An attempt was made to access a non-faulting-only page (TTE.nfo = 1) by any type of load, store, load-store, or FLUSH instruction with an ASI other than a nonfaulting ASI (PRIMARY\_NO\_FAULT[\_LITTLE] or SECONDARY\_NO\_FAULT[\_LITTLE]).
- **DAE\_privilege\_violation**  $[TT = 015_{16}]$  (Precise) A privilege violation occurred, due to an attempt to access a privileged page ( $\mathsf{TTE}.\mathsf{p} = 1$ ) by any type of load, store, or load-store instruction when executing in nonprivileged mode ( $\textsf{PSTATE}$ .priv = 0). This includes the special case of an access by privileged software using one of the ASI\_AS\_IF\_USER\_PRIMARY[\_LITTLE] or ASI\_AS\_IF\_USER\_SECONDARY[\_LITTLE] ASIs.
- *DAE\_side\_effect\_page* [TT = 030<sub>16</sub>] (Precise) An attempt was made to access a page which may cause side effects ( $\mathsf{TTE}.\mathsf{e} = 1$ ) by any type of load instruction with nonfaulting ASI.
- **dev\_mondo** [TT = 07D<sub>16</sub>] (Disrupting) This interrupt causes a trap to be delivered in privileged mode, to inform privileged software that an interrupt report has been appended to its device mondo queue. When a virtual processor has appended a valid entry to a target virtual processor's device mondo queue, it sends a dev\_mondo exception to the target virtual processor. The interrupt report contents are device specific.

**Programming** | It is possible that an implementation may occasionally cause a **Note** dev\_mondo interrupt when the Device Mondo queue is empty (Device Mondo Queue Head pointer = Device Mondo Queue Tail pointer). A guest operating system running in privileged mode should handle this by ignoring any Device Mondo interrupt with an empty queue.

- **disrupting\_performance\_event** [TT = 02C<sub>16</sub>] (Disrupting) One of the virtual processor's performance control registers is configured for a disrupting performance event and the associated counter has overflowed.
- **division\_by\_zero**  $[TT = 028_{16}]$  (Precise) An integer divide instruction attempted to divide by zero.
- $\blacksquare$  **fill\_n\_normal** [TT =  $0CO_{16} 0DF_{16}$ ] (Precise)
- $\blacksquare$  **fill\_n\_other** [TT =  $0E0_{16} 0FF_{16}$ ] (Precise)

A RESTORE or RETURN instruction has determined that the contents of a register window must be restored from memory.

- **fp\_disabled** [TT = 020<sub>16</sub>] (Precise) An attempt was made to execute an FPop, a floating-point branch, or a floating-point load/store instruction while an FPU was disabled (PSTATE.pef = 0 or FPRS.fef  $= 0$ ).
- **fp\_exception\_ieee\_754** [TT =  $021_{16}$ ] (Precise) An FPop instruction generated an IEEE\_754\_exception and its corresponding trap enable mask (FSR.tem) bit was 1. The floatingpoint exception type, IEEE\_754\_exception, is encoded in the FSR.ftt, and specific IEEE\_754\_exception information is encoded in FSR.cexc.
- *fp\_exception\_other* [TT = 022<sub>16</sub>] (Precise) An FPop instruction generated an exception other than an IEEE\_754\_exception. Example: execution of an FPop requires software assistance to complete. The floating-point exception type is encoded in FSR.ftt.
- **htrap\_instruction**  $[TT = 180<sub>16</sub> 1FF<sub>16</sub>]$  (Precise) A Tcc instruction was executed in privileged mode, the trap condition evaluated to TRUE, and the software trap number was greater than 127. The trap is delivered in hyperprivileged mode. See also *trap\_instruction* on page [438.](#page-453-0)
- **IAE\_nfo\_page** [TT = 00C<sub>16</sub>] (Precise) An instruction-access exception occurred as a result of an attempt to fetch an instruction from a memory page which was marked for access only by nonfaulting loads ( $TTE.nfo = 1$ ).
- **IAE\_privilege\_violation** [TT = 008<sub>16</sub>] (Precise) An instruction-access exception occurred as a result of an attempt to fetch an instruction from a privileged memory page (TTE.p = 1) while the virtual processor was executing in nonprivileged mode.
- **IAE\_unauth\_access** [TT = 00B<sub>16</sub>] (Precise) An instruction-access exception occurred as a result of an attempt to fetch an instruction from a memory page which was missing "execute" permission  $(TTE.ep = 0).$
- *illegal\_instruction* [TT = 010<sub>16</sub>] (Precise) An attempt was made to execute an ILLTRAP instruction, an instruction with an unimplemented opcode, an instruction with invalid field usage, or an instruction that would result in illegal processor state.

Examples of cases in which illegal\_instruction is generated include the following:

■ An instruction encoding does not match any of the opcode map definitions (see [Appendix A,](#page-474-0) *[Opcode Maps](#page-474-0)*).

- An instruction is not implemented in hardware.
- A reserved instruction field in Tcc instruction is nonzero.

If a reserved instruction field in an instruction other than Tcc is nonzero, an *illegal\_instruction* exception should be, but is not required to be, generated. (See *[Reserved Opcodes and Instruction](#page-106-0) Fields* [on page 91.](#page-106-0))

- An illegal value is present in an instruction i field.
- An illegal value is present in a field that is explicitly defined for an instruction, such as cc2, cc1, cc0, fcn, impl, rcond, or opf\_cc.
- Illegal register alignment (such as odd rd value in a doubleword load instruction).
- Illegal rd value for LDXFSR, STXFSR, or the deprecated instructions LDFSR or STFSR.
- ILLTRAP instruction.
- $\blacksquare$  DONE or RETRY when  $TL = 0$ .

All causes of an illegal\_instruction exception are described in individual instruction descriptions in Chapter 7, *[Instructions](#page-108-0)***.**

**SPARC V9** | The *instruction\_access\_exception* exception from SPARC V9 has **Compatibility** been replaced by more specific exceptions, such as **Note** IAE\_privilege\_violation and IAE\_unauth\_access.

- *instruction\_VA\_watchpoint* [TT = 075<sub>16</sub>] (Precise) The virtual processor has detected that the Program Counter (PC) matches the VA Watchpoint register, when instruction VA watchpoints are enabled and the PC is being translated from a virtual address to a hardware address. If the PC is not being translated from a virtual address (for example, the PC is being treated as a hardware address), then an *instruction\_VA\_watchpoint* exception will not be generated, even if a match is detected between the VA Watchpoint register and the PC.
- **n interrupt\_level\_n** [TT =  $041_{16}$ - $04F_{16}$ ] (Disrupting) SOFTINT{*n*} was set to 1 or an external interrupt request of level *n* was presented to the virtual processor and *n* > PIL.

Implementation | interrupt\_level\_14 can be caused by (1) setting SOFTINT{14}

- **Note** to 1, (2) occurrence of a "TICK match", or (3) occurrence of a "STICK match" (see SOFTINT*<sup>P</sup> [Register \(ASRs 20, 21, 22\)](#page-70-0)* on [page 55](#page-70-0)).
- **LDDF\_mem\_address\_not\_aligned** [TT = 035<sub>16</sub>] (Precise) An attempt was made to execute an LDDF or LDDFA instruction and the effective address was not doubleword aligned. (impl. dep. #109)
- **mem\_address\_not\_aligned** [TT = 034<sub>16</sub>] (Precise) A load/store instruction generated a memory address that was not properly aligned according to the instruction, or a JMPL or RETURN instruction generated a non-word-aligned address. (See also *[Special Memory Access ASIs](#page-421-0)* on page [406.](#page-421-0))
- **nonresumable\_error** [TT = 07F<sub>16</sub>] (Disrupting) This interrupt indicates that there is a valid entry in the nonresumable error queue. This interrupt is not generated by hardware, but is used by hyperprivileged software to inform privileged software that an error report has been appended to the nonresumable error queue.
- *privileged\_action* [TT = 037<sub>16</sub>] (Precise) An action defined to be privileged has been attempted while in nonprivileged mode (PSTATE.priv =  $0$ ), or an action defined to be hyperprivileged has been attempted while in nonprivileged or privileged mode. Examples:
	- A data access by nonprivileged software using a restricted (privileged or hyperprivileged) ASI, that is, an ASI in the range  $00_{16}$  to  $7F_{16}$  (inclusively)
	- A data access by nonprivileged or privileged software using a hyperprivileged ASI, that is, an ASI in the range  $30_{16}$  to  $7F_{16}$  (inclusively)
	- Execution by nonprivileged software of an instruction with a privileged operand value
	- An attempt to read the TICK register by nonprivileged software when nonprivileged access to TICK is disabled .
- An attempt to execute a nonprivileged instruction with an operand value requiring more privilege than available in the current privilege mode.
- *privileged\_opcode* [TT = 011<sub>16</sub>] (Precise) An attempt was made to execute a privileged instruction while in nonprivileged mode ( $PSTATE.py$ iv = 0).
- *resumable\_error* [TT = 07E<sub>16</sub>] (Disrupting) There is a valid entry in the resumable error queue. This interrupt is used to inform privileged software that an error report has been appended to the resumable error queue, and the current instruction stream is in a consistent state so that execution can be resumed after the error is handled.
- $\bullet$  **spill\_n\_normal** [TT =  $080_{16} 09F_{16}$ ] (Precise)
- $\bullet$  **spill\_n\_other** [TT =  $0A0_{16} 0BF_{16}$ ] (Precise)

A SAVE or FLUSHW instruction has determined that the contents of a register window must be saved to memory.

- **STDF\_mem\_address\_not\_aligned** [TT = 036<sub>16</sub>] (Precise) An attempt was made to execute an STDF or STDFA instruction and the effective address was not doubleword aligned. (impl. dep. #110)
- **tag\_overflow** [TT = 023<sub>16</sub>] (Precise) (deprecated  $\text{(C2)}$  ) A TADDccTV or TSUBccTV instruction was executed, and either 32-bit arithmetic overflow occurred or at least one of the tag bits of the operands was nonzero.
- <span id="page-453-0"></span>**trap\_instruction**  $[TT = 100<sub>16</sub> - 17F<sub>16</sub>]$  (Precise) — A Tcc instruction was executed and the trap condition evaluated to TRUE, and the software trap number operand of the instruction is 127 or less.
- **unimplemented\_LDTW** [TT = 012<sub>16</sub>] (Precise) An attempt was made to execute an LDTW instruction that is not implemented in hardware on this implementation (impl. dep. #107-V9).
- **unimplemented\_STTW** [TT = 013<sub>16</sub>] (Precise) An attempt was made to execute an STTW instruction that is not implemented in hardware on this implementation (impl. dep. #108-V9).
- $\bullet$  **VA\_watchpoint** [TT = 062<sub>16</sub>] (Precise) The virtual processor has detected an attempt to access (load from or store to) a virtual address specified by the VA Watchpoint register, while VA watchpoints are enabled and the address is being translated from a virtual address to a hardware address. If the load or store address is not being translated from a virtual address (for example, the address is being treated as a real address), then a VA\_watchpoint exception will not be generated even if a match is detected between the VA Watchpoint register and a load or store address.

### 12.7.1 SPARC V9 Traps Not Used in Oracle SPARC Architecture 2011

The following traps were optional in the SPARC V9 specification and are not used in Oracle SPARC Architecture 2011:

- *implementation\_dependent\_exception\_n* [TT = 077<sub>16</sub> 07B<sub>16</sub>] This range of implementationdependent exceptions has been replaced by a set of architecturally-defined exceptions. (impl.dep. #35-V8-Cs20)
- **LDQF\_mem\_address\_not\_aligned** [TT = 038<sub>16</sub>] (Precise) An attempt was made to execute an LDQF instruction and the effective address was word aligned but not quadword aligned. Use of this exception is implementation dependent (impl. dep. #111-V9-Cs10). A separate trap entry for this exception supports fast software emulation of the LDQF instruction when the effective address is word aligned but not quadword aligned. See *[Load Floating-Point Register](#page-248-0)* on page 233. (impl. dep. #111)
- **STQF\_mem\_address\_not\_aligned** [TT = 039<sub>16</sub>] (Precise) An attempt was made to execute an STQF instruction and the effective address was word aligned but not quadword aligned. Use of this exception is implementation dependent (impl. dep. #112-V9-Cs10). A separate trap entry for the exception supports fast software emulation of the STQF instruction when the effective address is word aligned but not quadword aligned. See *[Store Floating-Point](#page-340-0)* on page 325. (impl. dep. #112)

# <span id="page-454-0"></span>12.8 Register Window Traps

Window traps are used to manage overflow and underflow conditions in the register windows, support clean windows, and implement the FLUSHW instruction.

### 12.8.1 Window Spill and Fill Traps

A window overflow occurs when a SAVE instruction is executed and the next register window is occupied ( $CANSAVE = 0$ ). An overflow causes a spill trap that allows privileged software to save the occupied register window in memory, thereby making it available for use.

A window underflow occurs when a RESTORE instruction is executed and the previous register window is not valid (CANRESTORE = 0). An underflow causes a fill trap that allows privileged software to load the registers from memory.

#### 12.8.2 clean\_window Trap

The virtual processor provides the *clean\_window* trap so that system software can create a secure environment in which it is guaranteed that data cannot inadvertently leak through register windows from one software program to another.

A clean register window is one in which all of the registers, including uninitialized registers, contain either 0 or data assigned by software executing in the address space to which the window belongs. A clean window cannot contain register values from another process, that is, from software operating in a different address space.

Supervisor software specifies the number of windows that are clean with respect to the current address space in the CLEANWIN register. This number includes register windows that can be restored (the value in the CANRESTORE register) and the register windows following CWP that can be used without cleaning. Therefore, the number of clean windows available to be used by the SAVE instruction is

#### CLEANWIN − CANRESTORE

The SAVE instruction causes a *clean\_window* exception if this value is 0. This behavior allows supervisor software to clean a register window before it is accessed by a user.

### 12.8.3 Vectoring of Fill/Spill Traps

To make handling of fill and spill traps efficient, the SPARC V9 architecture provides multiple trap vectors for the fill and spill traps. These trap vectors are determined as follows:

- Supervisor software can mark a set of contiguous register windows as belonging to an address space different from the current one. The count of these register windows is kept in the OTHERWIN register. A separate set of trap vectors (fill\_*n*\_other and spill\_*n*\_other) is provided for spill and fill traps for these register windows (as opposed to register windows that belong to the current address space).
- Supervisor software can specify the trap vectors for fill and spill traps by presetting the fields in the WSTATE register. This register contains two subfields, each three bits wide. The WSTATE.normal field determines one of eight spill (fill) vectors to be used when the register window to be spilled (filled) belongs to the current address space ( $\overline{O}$ THERWIN = 0). If the  $\overline{O}$ THERWIN register is nonzero, the WSTATE other field selects one of eight *fill\_n\_other* (spill\_n\_other) trap vectors.

See *[Trap-Table Entry Addresses](#page-439-0)* on page 424, for more details on how the trap address is determined.

### 12.8.4 CWP on Window Traps

On a window trap, the CWP is set to point to the window that must be accessed by the trap handler, as follows.

**Note** | All arithmetic on CWP is done **modulo** N\_REG\_WINDOWS.

**If the spill trap occurs because of a SAVE instruction (when CANSAVE = 0), there is an overlap** window between the CWP and the next register window to be spilled:

 $CWP \leftarrow (CWP + 2) \text{ mod } N\_REG\_WINDOWS$ 

If the spill trap occurs because of a FLUSHW instruction, there can be unused windows (CANSAVE) in addition to the overlap window between the CWP and the window to be spilled:

CWP ← (CWP + CANSAVE + 2) **mod** N\_REG\_WINDOWS

**Implementation** | All spill traps can set CWP by using the calculation: **Note**  $CWP \leftarrow (CWP + CANSAVE + 2) \text{ mod } N\_REG\_WINDOWS$ since CANSAVE is 0 whenever a trap occurs because of a SAVE

instruction.

■ On a fill trap, the window preceding CWP must be filled:

CWP ← (CWP – 1) **mod** N\_REG\_WINDOWS

■ On a clean\_window trap, the window following CWP must be cleaned. Then

 $CWP \leftarrow (CWP + 1) \text{ mod } N$  REG\_WINDOWS

#### 12.8.5 Window Trap Handlers

The trap handlers for fill, spill, and clean\_window traps must handle the trap appropriately and return, by using the RETRY instruction, to reexecute the trapped instruction. The state of the register windows must be updated by the trap handler, and the relationships among CLEANWIN, CANSAVE, CANRESTORE, and OTHERWIN must remain consistent. Follow these recommendations:

- A spill trap handler should execute the SAVED instruction for each window that it spills.
- A fill trap handler should execute the RESTORED instruction for each window that it fills.
- A clean\_window trap handler should increment CLEANWIN for each window that it cleans:  $CLEANWIN \leftarrow (CLEANWIN + 1)$

## Interrupt Handling

Virtual processors and I/O devices can interrupt a selected virtual processor by assembling and sending an interrupt packet. The contents of the interrupt packet are defined by software convention. Thus, hardware interrupts and cross-calls can have the same hardware mechanism for interrupt delivery and share a common software interface for processing.

The interrupt mechanism is a two-step process:

- sending of an interrupt request (through an implemenation-specific hardware mechanism) to an interrupt queue of the target virtual processor
- receipt of the interrupt request on the target virtual processor and scheduling software handling of the interrupt request

Privileged software running on a virtual processor can schedule interrupts to *itself* (typically, to process queued interrupts at a later time) by setting bits in the privileged SOFTINT register (see *[Software Interrupt Register \(](#page-457-0)*SOFTINT*)* on page 442).

**Programming** | An interrupt request packet is sent by an interrupt source and is **Note** received by the specified target in an interrupt queue. Upon receipt of an interrupt request packet, a special trap is invoked on the target virtual processor. The trap handler software invoked in the target virtual processor then schedules itself to later handle the interrupt request by posting an interrupt in the SOFTINT register at the desired interrupt level.

In the following sections, the following aspects of interrupt handling are described:

- **[Interrupt Packets](#page-456-0)** on page 441.
- **[Software Interrupt Register \(](#page-457-0)SOFTINT)** on page 442.
- **[Interrupt Queues](#page-457-1)** on page 442.
- **[Interrupt Traps](#page-459-0)** on page 444.

## <span id="page-456-0"></span>13.1 Interrupt Packets

Each interrupt is accompanied by data, referred to as an "interrupt packet". An interrupt packet is 64 bytes long, consisting of eight 64-bit doublewords. The contents of these data are defined by software convention.

# <span id="page-457-0"></span>13.2 Software Interrupt Register (SOFTINT)

To schedule interrupt vectors for processing at a later time, privileged software running on a virtual processor can send itself signals (interrupts) by setting bits in the privileged SOFTINT register.

See SOFTINT*<sup>P</sup> [Register \(ASRs 20, 21, 22\)](#page-70-0)* on page 55 for a detailed description of the SOFTINT register.

**Programming** | The SOFTINT register (ASR 16<sub>16</sub>) is used for communication **Note** from nucleus (privileged,  $TL > 0$ ) software to privileged software running with  $TL = 0$ . Interrupt packets and other service requests can be scheduled in queues or mailboxes in memory by the nucleus, which then sets SOFTINT{*n*} to cause an interrupt at level *n*.

**Programming** | The SOFTINT mechanism is independent of the "mondo" **Note** interrupt mechanism mentioned in *[Interrupt Queues](#page-457-1)* on page 442. The two mechanisms do not interact.

#### 13.2.1 Setting the Software Interrupt Register

SOFTINT $\{n\}$  is set to 1 by executing a WRSOFTINT\_SET<sup>P</sup> instruction (WRasr using ASR 20) with a '1' in bit *n* of the value written (bit *n* corresponds to interrupt level *n*). The value written to the SOFTINT\_SET register is effectively **or**ed into the SOFTINT register. This approach allows the interrupt handler to set one or more bits in the SOFTINT register with a single instruction.

See SOFTINT\_SET*<sup>P</sup> [Pseudo-Register \(ASR 20\)](#page-70-1)* on page 55 for a detailed description of the SOFTINT\_SET pseudo-register.

### 13.2.2 Clearing the Software Interrupt Register

When all interrupts scheduled for service at level *n* have been serviced, kernel software executes a WRSOFTINT\_CLR<sup>P</sup> instruction (WRasr using ASR 21) with a '1' in bit *n* of the value written, to clear interrupt level *n* (impl. dep. 34-V8a). The complement of the value written to the SOFTINT\_CLR register is effectively **and**ed with the SOFTINT register. This approach allows the interrupt handler to clear one or more bits in the SOFTINT register with a single instruction.

**Programming** | To avoid a race condition between operating system kernel **Note** | software clearing an interrupt bit and nucleus software setting it, software should (again) examine the queue for any valid entries after clearing the interrupt bit.

See SOFTINT\_CLR*<sup>P</sup> [Pseudo-Register \(ASR 21\)](#page-71-0)* on page 56 for a detailed description of the SOFTINT\_CLR pseudo-register.

### <span id="page-457-1"></span>13.3 Interrupt Queues

Interrupts are indicated to privileged mode via circular interrupt queues, each with an associated trap vector. There are 4 interrupt queues, one for each of the following types of interrupts:

**•** Device mondos<sup>1</sup>

- CPU mondos
- Resumable errors
- Nonresumable errors

New interrupt entries are appended to the tail of a queue and privileged software reads them from the head of the queue.

**Programming** | Software conventions for cooperative management of interrupt **Note** | queues and the format of queue entries are specified in the separate *Hypervisor API Specification* document.

#### 13.3.1 Interrupt Queue Registers

The active contents of each queue are delineated by a 64-bit head register and a 64-bit tail register.

The interrupt queue registers are accessed through ASI ASI\_QUEUE  $(25_{16})$ . The ASI and address assignments for the interrupt queue registers are provided in TABLE 13-1.

**TABLE 13-1** Interrupt Queue Register ASI Assignments

Register	<b>ASI</b>	Virtual <b>Address</b>	<b>Privileged</b> mode <b>Access</b>	
CPU Mondo Oueue Head	$25_{16}$ (ASI_QUEUE)	3C <sub>016</sub>	RW	
CPU Mondo Queue Tail	$25_{16}$ (ASI_QUEUE)	$3C8_{16}$	R or RW+	
Device Mondo Oueue Head	$25_{16}$ (ASI_QUEUE)	$3D0_{16}$	RW	
Device Mondo Oueue Tail	$25_{16}$ (ASI_QUEUE)	$3D8_{16}$	R or RW+	
Resumable Error Oueue Head	$25_{16}$ (ASI_QUEUE)	$3E0_{16}$	RW	
Resumable Error Oueue Tail	$25_{16}$ (ASI_QUEUE)	$3E8_{16}$	R or RW <sup>+</sup>	
Nonresumable Error Oueue Head	$25_{16}$ (ASI_QUEUE)	$3F0_{16}$	RW	
Nonresumable Error Oueue Tail	$25_{16}$ (ASI_QUEUE)	$3F8_{16}$	R or RW+	

† see **IMPL. DEP.#**422-S10

The status of each queue is reflected by its head and tail registers:

- A Queue Head Register indicates the location of the oldest interrupt packet in the queue
- A Queue Tail Register indicates the location where the next interrupt packet will be stored

An event that results in the insertion of a queue entry causes the tail register for that queue to refer to the following entry in the circular queue. Privileged code is responsible for updating the head register appropriately when it removes an entry from the queue.

A queue is *empty* when the contents of its head and tail registers are equal. A queue is *full* when the insertion of one more entry would cause the contents of its head and tail registers to become equal.

<sup>1.</sup> "mondo" is a historical term, referring to the name of the original UltraSPARC 1 bus transaction in which these interrupts were introduced

#### **Programming** | By current convention, the format of a Queue Head or Tail **Note** | register is as follows:



- updating a Queue Head register involves incrementing it by 64 (size of a queue entry, in bytes)
- Queue Head and Tail registers are updated using modular arithmetic (modulo the size of the circular queue, in bytes)
- bits 5:0 always read as zeros, and attempts to write to them are ignored
- the maximum queue offset for an interrupt queue is implementation dependent
- behavior when a queue register is written with a value larger than the maximum queue offset (queue length minus the length of the last entry) is undefined

This is merely a convention and is subject to change.

## <span id="page-459-0"></span>13.4 Interrupt Traps

The following interrupt traps are defined in the Oracle SPARC Architecture 2011: cpu\_mondo, dev\_mondo, resumable\_error, and nonresumable\_error. See [Chapter 12,](#page-432-0) *Traps*, for details.

Oracle SPARC Architecture 2011 also supports the interrupt\_level\_*n* traps defined in the SPARC V9 specification.pt trans

How interrupts are delivered is implementation-specific; see the relevant implementation-specific Supplement to this specification for details.

### Memory Management

An Oracle SPARC Architecture Memory Management Unit (MMU) conforms to the requirements set forth in the *SPARC V9 Architecture Manual*. In particular, it supports a 64-bit virtual address space, simplified protection encoding, and multiple page sizes.

**IMPL. DEP. # 451-S20**: The width of the virtual address supported is implementation dependent. If fewer than 64 bits are supported, then unsupported bits must have the same value as the most significant supported bit. For example, if the model supports 48 virtual address bits, then bits 63:48 must have the same value as bit 47.

This appendix describes the Memory Management Unit, as observed by privileged software, in these sections:

- **[Virtual Address Translation](#page-460-0)** on page 445.
- **Context ID** [on page 448.](#page-463-0)
- **[TSB Translation Table Entry \(TTE\)](#page-464-0)** on page 449.
- **[Translation Storage Buffer \(TSB\)](#page-468-0)** on page 453.

### <span id="page-460-0"></span>14.1 Virtual Address Translation

The MMUs may support up to eight page sizes: 8 KBytes, 64 KBytes, 512 KBytes, 4 MBytes, 32 MBytes, 256 MBytes, 2 GBytes, and 16 GBytes and 1 TByte. 8 KByte, 64 KByte and 4 MByte page sizes must be supported; the other page sizes are optional.

**IMPL. DEP. #310-U4:** Which, if any, of the following optional page sizes are supported by the MMU in an Oracle SPARC Architecture 2011 implementation is implementation dependent: 512 KBytes, 32 MBytes, 256 MBytes, 2 GBytes, and 16 GBytes.

An Oracle SPARC Architecture MMU supports a 64-bit virtual address (VA) space.

**IMPL. DEP. #452-S20:** The number of real address (RA) bits supported is implementation dependent. A minimum of 40 bits and maximum of 56 bits can be provided for real addresses (RA). See implementation-specific documentation for details.

In each translation, the virtual page number is replaced by a physical page number, which is concatenated with the page offset to form the full hardware address, as illustrated in [FIGURE 14-1](#page-461-0) and [FIGURE 14-2](#page-462-0).

**IMPL. DEP. #453-S20:** It is implementation dependent whether there is a unified MMU (UMMU) or a separate IMMU (for instruction accesses) and DMMU (for data accesses). The Oracle SPARC Architecture supports both configurations.



<span id="page-461-0"></span>**FIGURE 14-1** Virtual-to-Real Address Translation for 8-Kbyte, 64-Kbyte, 512-Kbyte, and 4-Mbyte Page Sizes



<span id="page-462-0"></span>**FIGURE 14-2** Virtual-to-Real Address Translation for 32-Mbyte, 256-Mbyte, 2-Gbyte, and 16-Gbyte Page Sizes

Privileged software manages virtual-to-real address translations.

Privileged software maintains translation information in an arbitrary data structure, called the *software translation table*.

The Translation Storage Buffer (TSB) is an array of Translation Table Entries which serves as a cache of the software translation table, used to quickly reload the TLB in the event of a TLB miss.

A conceptual view of privileged-mode memory management the MMU is shown in FIGURE 14-3. The software translation table is likely to be large and complex. The translation storage buffer (TSB), which acts like a direct-mapped cache, is the interface between the software translation table and the underlying memory management hardware. The TSB can be shared by all processes running on a virtual processor or can be process specific; the hardware does not require any particular scheme. There can be several TSBs.



**FIGURE 14-3** Conceptual View of the MMU

### <span id="page-463-0"></span>14.2 Context ID

The MMU supports three contexts:

- Primary Context
- Secondary Context
- Nucleus Context (which has a fixed Context ID value of zero)

The context used for each access depends on the type of access, the ASI used, the current privilege mode, and the current trap level (TL). Details are provided in the following paragraphs and in TABLE 14-1.

For instruction fetch accesses, in nonprivileged and privileged mode when  $TL = 0$  the Primary Context is used; when  $TL > 0$ , the Nucleus Context is used.

For data accesses using *implicit* ASIs, in nonprivileged and privileged mode when TL = 0 the Primary Context is used; when  $TL > 0$ , the Nucleus Context is used.

For data accesses using *explicit* ASIs:

- In nonprivileged mode the Primary Context is used for the ASI\_PRIMARY\* ASIs, and the Secondary Context is used for the ASI\_SECONDARY\* ASIs.
- In privileged mode, the Primary Context is used for the ASI\_PRIMARY\* and the ASI\_AS\_IF\_USER\_PRIMARY\* ASIs, the Secondary Context is used for the ASI\_SECONDARY\* and the ASI\_AS\_IF\_USER\_SECONDARY\* ASIs, and the Nucleus Context is used for ASI\_NUCLEUS\* ASIs.

The above paragraphs are summarized in TABLE 14-1.

**TABLE 14-1** Context Usage

<b>Access</b>		Under What Conditions each Context is Used			
<b>Type</b>	<b>Privilege Mode</b>	<b>Primary Context</b>	<b>Secondary Context</b>	<b>Nucleus Context</b>	
Instruction	Nonprivileged or Privileged	(when $TL = 0$ )	$-+$	(when $TL > 0$ )	
<del>Access</del> Data access using implicit	Nonprivileged or Privileged	(when $TL = 0$ )	$-+$	(when $TL > 0$ )	
ASI	Nonprivileged	ASI PRIMARY*	ASI SECONDARY*	t	
Data access	Privileged	ASI PRIMARY* ASI_AS_IF_USER_PR IMARY*	ASI SECONDARY* ASI_AS_IF_USER_SE CONDARY*	ASI NUCLEUS*	

using <sup>11</sup>. The context is listed because this case cannot occur<br>explicit ASI

> **Note** | The Oracle SPARC Architecture provides the capability of private and shared contexts. Multiple primary and secondary context IDs, which allow different processes to share TTEs, are defined. See *[Context ID](#page-472-0) Registers* [on page 457](#page-472-0) for details.

**Programming** | Privileged software (operating sytems) intended to be portable **Note** across all Oracle SPARC Architecture implementations should always ensure that, for memory accesses made in privileged mode, private and shared context IDs are set to the same value. The exception to this is privileged-mode accesses using the ASI\_AS\_IF\_USER\* ASIs, which remain portable even if the private and shared context IDs differ.

**IMPL. DEP. #\_\_\_**: The Oracle SPARC Architecture defines a 16-bit context ID. The size of the context ID field is implementation dependent. At least 13 bits must be implemented. If fewer than 16 bits are supported, the unused high order bits are ignored on writes to the context ID, and read as zeros.

## <span id="page-464-0"></span>14.3 TSB Translation Table Entry (TTE)

Each Translation Table Entry (TTE) in a Translation Storage Buffer (TSB ) is the equivalent of a page table entry as defined in the *Sun4v Architecture Specification*; it holds information for a single page mapping. The TTE is divided into two 64-bit words representing the *tag* and *data* of the translation. Just as in a hardware cache, the tag is used to determine whether there is a hit in the TSB; if there is a hit, the data are used by either the hardware tablewalker or privileged software.

The TTE configuration is illustrated in FIGURE 14-4 and described in TABLE 14-2.

П





#### **TABLE 14-2** TSB TTE Bit Description *(1 of 4)*

 $\blacksquare$ 









#### **TABLE 14-2** TSB TTE Bit Description *(3 of 4)*




## 14.4 Translation Storage Buffer (TSB)

The Translation Storage Buffer (TSB) is an array of Translation Table Entries managed entirely by privileged software. It serves as a cache of the software translation table, used to quickly reload the hardware translation table (TLB) in the event of a TLB miss.

### 14.4.1 TSB Cacheability and Consistency

**Note**

The TSB exists as a data structure in memory and therefore can be cached. Indeed, the speed of the TLB miss handler relies on the TSB accesses hitting the level-2 cache at a substantial rate. This policy may result in some conflicts with normal instruction and data accesses, but the dynamic sharing of the level-2 cache resource will provide a better overall solution than that provided by a fixed partitioning.

**Programming** | When software updates the TSB, it is responsible for ensuring

that the store(s) used to perform the update are made visible in the memory system (for access by subsequent loads, stores, and load-stores) by use of an appropriate MEMBAR instruction.

Making a TSB update visible to fetches of instructions subsequent to the store(s) that updated the TSB may require execution of instructions such as FLUSH, DONE, or RETRY, in addition to the MEMBAR.

### 14.4.2 TSB Organization

The TSB is arranged as a direct-mapped cache of TTEs.

In each case, *n* least significant bits of the respective virtual page number are used as the offset from the TSB base address, with *n* equal to log base 2 of the number of TTEs in the TSB.

The TSB organization is illustrated in FIGURE 14-5. The constant *n* can range from 512 to an implementation-dependent number.

**FIGURE 14-5** TSB Organization

Tag#1 (8 bytes)		Data#1 (8 bytes)
	$2^n$ Lines in TSB	
Tag# $2^n$ (8 bytes)		Data#2 <sup><i>n</i></sup> (8 bytes)

<span id="page-469-1"></span>**IMPL. DEP. #227-U3:** The maximum number of entries in a TSB is implementation-dependent in the Oracle SPARC Architecture (to a maximum of 16 million).

# 14.5 ASI Value, Context ID, and Endianness Selection for Translation

The selection of the context ID for a translation is the result of a two-step process:

- 1. The ASI is determined (conceptually by the Integer Unit) from the instruction, ASI register, trap level, the virtual processor endian mode (PSTATE.cle), and the privilege level (PSTATE.priv).
- 2. The context ID is determined directly from the ASI. The context ID value is read by the context ID selected by the ASI.

The ASI value and endianness (little or big) are determined, according to [TABLE 14-3](#page-469-0) through [TABLE 14-4.](#page-470-0)

When using the Primary Context ID, the values stored in the Primary Context IDs are used by the Data (or Unified) MMU. The Secondary Context ID is never used for instruction accesses.

The endianness of a data access is specified by three conditions:

- The ASI specified in the opcode or ASI register
- The PSTATE current little-endian bit (cle)
- The TTE "invert endianness" bit (ie). The TTEbit inverts the endianness that is otherwise specified for the access.

**Note** | The D/UMMU ie bit inverts the endianness for all accesses, including alternate space loads, stores, and atomic load-stores that specify an ASI. For example, ldxa [%g1]#ASI\_PRIMARY\_LITTLE will be big-endian if the  $ie$  bit = 1. Accesses to ASIs which are not translated by the MMU (nontranslating ASIs) are not affected by the TTE.ie bit.



<span id="page-469-0"></span>

#### <span id="page-470-0"></span>**TABLE 14-4** ASI Mapping for Data Accesses



i<sub>nt</sub>MAXPI4mp2.figr Oracle SPARC Architecture 2011 processors. Privilege mode operation is valid only for TL = 0, 1 or 2. Nonprivileged mode<br>operation is valid only for TL = 0. See section 5.6.7 for details. in"<u>^</u>YLITTLE

2. Accesses to nontranslating ASIs are always made in big endian mode, regardless of the setting of TTE.ie. See *ASI Values* [on page 397](#page-412-0) for information about nontranslating ASIs.

The Context ID used by the data and instruction MMUs is determined according to TABLE 14-5. The Context ID selection is not affected by the endianness of the access. For a comprehensive list of ASI values in the ASI map, see Chapter 10, *[Address Space Identifiers \(ASIs\)](#page-412-1)*.







## 14.6 SPARC V9 "MMU Attributes"

The Oracle SPARC Architecture MMU complies completely with the SPARC V9 "MMU Attributes" as described in Appendix F.3.2.

With regard to Read, Write and Execute Permissions, SPARC V9 says "An MMU may allow zero or more of read, write and execute permissions, on a per-mapping basis. Read permission is necessary for data read accesses and atomic accesses. Write permission is necessary for data write accesses and atomic accesses. Execute permission is necessary for instruction accesses. At a minimum, an MMU must allow for 'all permissions', 'no permissions', and 'no write permission'; optionally, it can provide 'execute only' and 'write only', or any combination of 'read/write/execute' permissions."

TABLE 14-6 shows how various protection modes can be achieved, if necessary, through the presence or absence of a translation in the instruction or data MMU. Note that this behavior requires specialized TLB-miss handler code to guarantee these conditions.

<b>TTE in</b> <b>DMMU</b>	TTE in TTE in <b>IMMU</b> <b>UMMU</b>		ep Bit	<b>Writable</b> <b>Attribute Bit</b>	<b>Resultant Protection Mode</b>	
Yes	No	Yes	$\theta$	$\theta$	$Read-only1$	
No	Yes	N/A	1	N/A	Execute-only <sup>1</sup>	
Yes	No	Yes	$\theta$	1	Read/Write <sup>1</sup>	
Yes	Yes	Yes	1	$\theta$	Read-only/Execute	
Yes	Yes	Yes	1	1	Read/Write/Execute	
No	No	No	N/A	N/A	No Access	

**TABLE 14-6** MMU SPARC V9 Appendix F.3.2 Protection Mode Compliance

1. These protection modes are optional, according to SPARC V9.

## 14.6.1 Accessing MMU Registers

All internal MMU registers can be accessed directly by the virtual processor through defined ASIs, using LDXA and STXA instructions. Oracle SPARC Architecture-compatible processors do not require a MEMBAR #Sync, FLUSH, DONE, or RETRY instruction after a store to an MMU register for proper operation.

TABLE 14-7 lists the MMU registers and provides references to sections with more details.

<b>IMMU</b> ASI	<b>D/UMMU</b> VA{63:0} Access ASI		<b>Register or Operation Name</b>	
$21_{16}$		$8_{16}$	<b>RW</b>	Primary Context ID 0 register
	$21_{16}$	$10_{16}$	<b>RW</b>	Secondary Context ID 0 register
	$21_{16}$	$108_{16}$	RW	Primary Context ID 1 register
$21_{16}$		$110_{16}$	RW	Secondary Context ID 1 register

**TABLE 14-7** MMU Internal Registers and ASI Operations

## 14.6.2 Context ID Registers

The MMU architecture supports multiple primary and secondary context IDs. The address assignment of the context IDs is shown in TABLE 14-8.

**TABLE 14-8** Context ID ASI Assignments

Register	ASI	<b>Virtual Address</b>
Primary Context ID 0	$21_{16}$	$008_{16}$
Primary Context ID 1	$21_{16}$	$108_{16}$
Secondary Context ID 0	$21_{16}$	$010_{16}$
Secondary Context ID 1	$21_{16}$	$110_{16}$



Oracle SPARC Architecture processors must prevent errors or data corruption due to multiple valid translations for a given virtual address using different contexts. TLBs may need to detect this scenario as a multiple tag hit error and cause an exception for such an access.

The Oracle SPARC Architecture supports up to two primary context IDs and two secondary context IDs, which are shared by the IMMU and D/UMMU. Primary Context ID 0 and Primary Context ID 1 are the primary context IDs, and a TLB entry for a translating primary ASI can match the contextid field with either Primary Context ID 0 or Primary Context ID 1 to produce a TLB hit.

Secondary Context ID 0 and Secondary Context ID 1 are the Secondary Context IDs, and a TLB entry for a translating secondary ASI can match the contextid field with either Secondary Context ID 0 or Secondary Context ID 1 to produce a TLB hit.

The Primary Context ID 0 and Primary Context ID 1 registers are illustrated in FIGURE 14-6, where pcontext is the context ID for the primary address space.



**FIGURE 14-6** IMMU, DMMU, and UMMU Primary Context ID 0 and 1

The Secondary Context ID 0 and Secondary Context ID 1 registers is are illustrated in FIGURE 14-7, where scontextid is the context ID for the secondary address space.



**FIGURE 14-7** D/UMMU Secondary Context ID 0 and 1

The Nucleus Context ID register is hardwired to zero, as illustrated in FIGURE 14-6.

<span id="page-473-0"></span>

**FIGURE 14-8** IMMU, DMMU, and UMMU Nucleus Context ID

**IMPL. DEP. #**FIGURE 14-10**415-S10:** The size of context ID fields in MMU context registers is implementation-dependent and may range from 13 to 16 bits.

 $\blacksquare$ 

# Opcode Maps

This appendix contains the Oracle SPARC Architecture 2011 instruction opcode maps.

In this appendix and in [Chapter 7,](#page-480-1) *[Instructions](#page-108-0)*, certain opcodes are marked with mnemonic superscripts. These superscripts and their meanings are defined in [TABLE 7-1](#page-480-0) [on page 94](#page-109-0). For preferred [substi](#page-480-0)t[ute](#page-480-0) [instructi](#page-480-0)ons for deprecated opcodes, see t[he](#page-480-0) [individual](#page-480-0) opcodes in [Chapter 7](#page-108-1) that are labeled "Deprecated".

In the tables in this appendix, *reserved* (—) and shaded entries (as defined below) indicate opcodes that are not implemented in Oracle SPARC Architecture 2011 strands.



An attempt to execute a reserved opcode behaves as defined in *[Reserved Opcodes and Instruction Fields](#page-106-0)* [on page 91](#page-106-0).

**TABLE A-1** op{1:0}

op $\{1:0\}$								
Branches and SETHI	^ALL	Arithmetic & Miscellaneous	Loads/Stores					
$(See TABLE A-2)$		$(See$ TABLE A-3)	$(See$ TABLE A-4)					

#### **TABLE A-2**  $op2{2:0} (op = 0)$



1.  $rd = 0$ , imm22 = 0





#### **TABLE A-4** op 3 $\{5:0\}$  (op =  $11_2$ )

 $\blacksquare$ 

 $\blacksquare$ 



### **TABLE A-5** opf $\{8:0\}$  (op =  $10_2$ , op3 =  $34_{16}$  = FPop1)



### **TABLE A-6** opf{8:0} (op =  $10_2$ , op3 =  $35_{16}$  = FPop2)



<sup>†</sup> Reserved variation of FMOVR  $\qquad \qquad \uparrow$  bit 13 of instruction = 0

#### <span id="page-480-0"></span>**TABLE A-7** cond{3:0} (or for CBcond, c\_hi **::** c\_lo)

		<b>BPcc</b> $op = 0$ $op2 = 1$ $bit 28 = 0$	CBcond $op = 0$ $op2 = 1$ $bit 28 = 1$	<b>Bicc</b> $op = 0$ $op2 = 2$	<b>FBPfcc</b> $op = 0$ $op2 = 5$	FBfcc <sup>D</sup> $op = 0$ $opp2 = 6$	Tcc $op = 2$ $opp3 = 3A_{16}$ $bit 29 = 0$
	0	<b>BPN</b>		$BN^D$	<b>FBPN</b>	$FBN^D$	<b>TN</b>
	$\mathbf 1$	<b>BPE</b>	$C*BE$	$BE^D$	<b>FBPNE</b>	<b>FBNE</b> <sup>D</sup>	<b>TE</b>
	$\mathbf{2}$	<b>BPLE</b>	$C*BLE$	BLE <sup>D</sup>	<b>FBPLG</b>	FBLG <sup>D</sup>	<b>TLE</b>
	3	<b>BPL</b>	$C*BL$	$BL^D$	<b>FBPUL</b>	FBUL <sup>D</sup>	<b>TL</b>
	4	<b>BPLEU</b>	$C*BLEU$	<b>BLEUD</b>	<b>FBPL</b>	FBL <sup>D</sup>	<b>TLEU</b>
	5	<b>BPCS</b>	$C*BCS$	BCS <sup>D</sup>	<b>FBPUG</b>	FBUG <sup>D</sup>	<b>TCS</b>
	6	<b>BPNEG</b>	$C*BNEG$	BNEG <sup>D</sup>	<b>FBPG</b>	FBG <sup>D</sup>	<b>TNEG</b>
cond	$\overline{7}$	<b>BPVS</b>	$C*BVS$	$BVS^D$	<b>FBPU</b>	FBU <sup>D</sup>	<b>TVS</b>
${3:0}$	8	<b>BPA</b>		$BA^D$	<b>FBPA</b>	FBA <sup>D</sup>	<b>TA</b>
	9	<b>BPNE</b>	$C*BNE$	BNE <sup>D</sup>	<b>FBPE</b>	FBE <sup>D</sup>	<b>TNE</b>
	A	<b>BPG</b>	$C*BG$	$BG^D$	<b>FBPUE</b>	<b>FBUED</b>	<b>TG</b>
	B	<b>BPGE</b>	$C*BGE$	BGE <sup>D</sup>	<b>FBPGE</b>	FBGE <sup>D</sup>	TGE
	C	<b>BPGU</b>	$C*BGU$	$BGU^D$	<b>FBPUGE</b>	<b>FBUGED</b>	<b>TGU</b>
	D	<b>BPCC</b>	$C*BCC$	$\overline{BCC}^D$	<b>FBPLE</b>	FBLE <sup>D</sup>	<b>TCC</b>
	E	<b>BPPOS</b>	$C*BPOS$	BPOS <sup>D</sup>	<b>FBPULE</b>	<b>FBULED</b>	<b>TPOS</b>
	F	<b>BPVC</b>	$C*BVC$	$BVC^D$	<b>FBPO</b>	FBO <sup>D</sup>	<b>TVC</b>

<span id="page-480-1"></span>**TABLE A-8** Encoding of rcond{2:0} Instruction Field

		BPr $op = 0$ $op2 = 3$	<b>MOVr</b> $op = 2$ $opp3 = 2F_{16}$	<b>FMOVr</b> $op = 2$ $opp3 = 35_{16}$
	0			
	1	BRZ.	<b>MOVRZ</b>	FMOVR <s d="" q=""  ="">Z</s>
	$\mathbf{2}$	BRLEZ	<b>MOVRLEZ</b>	FMOVR < s   d   q > LEZ
rcond	3	BRLZ	<b>MOVRLZ</b>	FMOVR <s d="" q=""  ="">LZ</s>
${2:0}$	4			
	5	<b>BRNZ</b>	<b>MOVRNZ</b>	FMOVR <s d="" q=""  ="">NZ</s>
	6	<b>BRGZ</b>	<b>MOVRGZ</b>	$FMOVR < s \mid d \mid q > GZ$
	7	<b>BRGEZ</b>	<b>MOVRGEZ</b>	FMOVR <s d="" q=""  ="">GEZ</s>

**TABLE A-9** cc / opf\_cc Fields (MOVcc and FMOVcc)



**TABLE A-9** cc / opf\_cc Fields (MOVcc and FMOVcc)

XCC		

TABLE A-10 cc Fields (FBPfcc, FCMP, and FCMPE)

cc1	cc0	<b>Condition Code</b> <b>Selected</b>
		fcc0
		fcc1
		fcc $\mathcal{P}$
		fcc3

**TABLE A-11** cc Fields (BPcc and Tcc)



			opf {8:4}							
		00	01	02	03	04	05	06	07	
	0	EDGE8cc	ARRAY8	FPCMPLE16		FMEAN16	FPADD16	<b>FZERO</b>	<b>FAND</b>	
	$\mathbf{1}$	EDGE8N	<b>ADDXC</b>	FSLL16	FMUL8x16		FPADD <sub>16s</sub>	<b>FZEROs</b>	<b>FANDs</b>	
	$\overline{2}$	EDGE8Lcc	ARRAY16	FPCMPNE16/ <b>FPCMPUNE16</b>		$-FPADD64$	FPADD32	<b>FNOR</b>	<b>FXNOR</b>	
	3	EDGE8LN	ADDXCcc	FSRL <sub>16</sub>	<b>FMUL8x16AU</b>		FPADD32s	<b>FNORs</b>	<b>FXNORs</b>	
	4	EDGE16cc	ARRAY32	FPCMPLE32		FCHKSM16	FPSUB <sub>16</sub>	FANDNOT2	FSRC1	
	5	EDGE16N		<b>FSLL32</b>	FMUL8x16AL		FPSUB <sub>16s</sub>	FANDNOT2s	FSRC1s	
	6	EDGE16Lcc	<b>UMULXHI</b>	FPCMPNE32/ <b>FPCMPUNE32</b>	FMUL8SUx16	FPSUB <sub>64</sub>	FPSUB <sub>32</sub>	FNOT <sub>2</sub>	FORNOT2	
	7	EDGE16LN	<b>LZCNT</b>	FSRL32	FMUL8ULx16		FPSUB32s	FNOT <sub>2s</sub>	FORNOT <sub>2s</sub>	

**TABLE A-12** opf{8:0} for VIS opcodes (op =  $10_2$ , op3 =  $36_{16}$ ) — part 1

**TABLE A-13** opf{8:0} for VIS opcodes (op =  $10_2$ , op3 =  $36_{16}$ ) — part 2

		opf {8:4}								
	00	01	02	03	04	05	06	07		
8	EDGE32cc	ALIGNADDRESS   FPCMPGT16   FMULD8SUx16   FALIGNDATAg   FPADDS16					FANDNOT1	FSRC2		
9	EDGE32N	<b>BMASK</b>	FSLAS16	FMULD8ULx16		FPADDS16s	FANDNOT1s	FSRC <sub>2s</sub>		
A		EDGE32Lcc  ALIGNADDRESS_FPCMPEQ16/  <b>LITTLE</b>	FPCMPUEO16	FPACK32		FPADDS32	FNOT1	FORNOT1		
	EDGE32LN	CMASK8 ((bits $29:25 = 0$ ) and (bits $18:14 = 0$ )	FSRA16	FPACK16	<b>FPMERGE</b>	-FPADDS32sl	FNOT <sub>1s</sub>	FORNOT <sub>1s</sub>		
в										

**TABLE A-14** opf{8:0} for VIS opcodes (op =  $10_2$ , op3 =  $36_{16}$ ) — part 3



### **TABLE A-14** opf{8:0} for VIS opcodes (op =  $10_2$ , op3 =  $36_{16}$ ) — part 4

			opf {8:4}									
		08	09	0A	0B	$_{0C}$	0D	0E	0F			
	$\mathbf 0$											
	1	<b>SIAM</b>				__		–				
	$\overline{2}$					Reserved	Reserved					
$\begin{cases} \text{opf} \\ \{3:0\} \end{cases}$	3					__						
	4											
	5				Reserved							
	6					Reserved	Reserved					
	$\overline{7}$			Reserved								

**TABLE A-14** opf{8:0} for VIS opcodes (op =  $10_2$ , op3 =  $36_{16}$ ) — part 5



### **TABLE A-14** opf{8:0} for VIS opcodes (op =  $10_2$ , op3 =  $36_{16}$ ) — part 6



**opf {3:0}**

	opf {8:4}					
	10	11	12	13	14	15
8		MOVxTOd	FPCMPUGT8		$\overline{\text{MPMUL}^N \text{ (rd=0, rs1=0)}}$	
					$-$ (rd $\neq 0$ , rs1=0)	
9		<b>MOVwTOs</b>			MONTMUL <sup>N</sup> (rd=0, rs1=0)	
					$-$ (rd $\neq 0$ , rs1=0)	
A			FPCMPEQ8/		MONTSQR <sup>N</sup> (rd=0, rs1=0)	
			FPCMPUEQ8		$-$ (rd $\neq 0$ , rs1=0)	
в						
C				3-op CAMELIA_FL <sup>N</sup>		
D				3-op CAMELIA_FLIN		
E						
F.						

**TABLE A-14** opf{8:0} for VIS opcodes (op =  $10_2$ , op3 =  $36_{16}$ ) — part 7

**TABLE A-14** opf{8:0} for VIS opcodes (op =  $10_2$ , op3 =  $36_{16}$ ) — part 8



**TABLE A-14** opf{8:0} for VIS opcodes (op =  $10_2$ , op3 =  $36_{16}$ ) — part 9



 $\bullet$  opf<br>{3:0}

**{3:0}** — *Reserved Reserved*

		op5{1:0} (size)			
	0	<b>FPMADDX</b>	<b>FMADDs</b>	FMADDd	
		<b>FPMADDXHI</b>	<b>FMSUBs</b>	<b>FMSUBd</b>	
op5{3:2} (var)	2		<b>FNMSUBs</b>	<b>FNMSUBd</b>	
	3		<b>FNMADDs</b>	<b>FNMADDd</b>	

**TABLE A-15** op5 $\{3:0\}$  (op =  $10_2$ , op3 =  $37_{16}$  = FMAf

**Note: This chapter is undergoing final review; please check back later for a copy of Oracle SPARC Architecture 2011 containing the final version of this chapter.**

# Implementation Dependencies

This appendix summarizes implementation dependencies in the SPARC V9 standard. In SPARC V9, the notation "**IMPL. DEP. #nn:**" identifies the definition of an implementation dependency; the notation "(impl. dep. #*nn*)" identifies a reference to an implementation dependency. These dependencies are described by their number *nn* in TABLE B-1 on page 473.

The appendix contains these sections:

- **[Definition of an Implementation Dependency](#page-486-0)** on page 471.
- **[Hardware Characteristics](#page-487-0)** on page 472.
- **[Implementation Dependency Categories](#page-487-1)** on page 472.
- **[List of Implementation Dependencies](#page-487-2)** on page 472.

# <span id="page-486-0"></span>B.1 Definition of an Implementation Dependency

The SPARC V9 architecture is a *model* that specifies unambiguously the behavior observed by *software* on SPARC V9 systems. Therefore, it does not necessarily describe the operation of the *hardware* of any actual implementation.

An implementation is *not* required to execute every instruction in hardware. An attempt to execute a SPARC V9 instruction that is not implemented in hardware generates a trap. Whether an instruction is implemented directly by hardware, simulated by software, or emulated by firmware is implementation dependent.

The two levels of SPARC V9 compliance are described in *[Oracle SPARC Architecture 2011 Compliance](#page-31-0) [with SPARC V9 Architecture](#page-31-0)* on page 16.

Some elements of the architecture are defined to be implementation dependent. These elements include certain registers and operations that may vary from implementation to implementation; they are explicitly identified as such in this appendix.

Implementation elements (such as instructions or registers) that appear in an implementation but are not defined in this document (or its updates) are not considered to be SPARC V9 elements of that implementation.

# <span id="page-487-0"></span>B.2 Hardware Characteristics

Hardware characteristics that do not affect the behavior observed by software on SPARC V9 systems are not considered architectural implementation dependencies. A hardware characteristic may be relevant to the user system design (for example, the speed of execution of an instruction) or may be transparent to the user (for example, the method used for achieving cache consistency). The SPARC International document, *Implementation Characteristics of Current SPARC V9-based Products, Revision 9.x*, provides a useful list of these hardware characteristics, along with the list of implementationdependent design features of SPARC V9-compliant implementations.

In general, hardware characteristics deal with

- Instruction execution speed
- Whether instructions are implemented in hardware
- The nature and degree of concurrency of the various hardware units constituting a SPARC V9 implementation

# <span id="page-487-1"></span>B.3 Implementation Dependency Categories

Many of the implementation dependencies can be grouped into four categories, abbreviated by their first letters throughout this appendix:

#### ■ **Value (v)**

The semantics of an architectural feature are well defined, except that a value associated with the feature may differ across implementations. A typical example is the number of implemented register windows (impl. dep. #2-V8).

#### ■ **Assigned Value (a)**

The semantics of an architectural feature are well defined, except that a value associated with the feature may differ across implementations and the actual value is assigned by SPARC International. Typical examples are the impl field of the Version register (VER) (impl. dep. #13-V8) and the FSR.ver field (impl. dep. #19-V8).

#### ■ **Functional Choice (f)**

The SPARC V9 architecture allows implementors to choose among several possible semantics related to an architectural function. A typical example is the treatment of a catastrophic error exception, which may cause either a deferred or a disrupting trap (impl. dep. #31-V8-Cs10).

#### ■ **Total Unit (t)**

The existence of the architectural unit or function is recognized, but details are left to each implementation. Examples include the handling of I/O registers (impl. dep. #7-V8) and some alternate address spaces (impl. dep. #29-V8).

# <span id="page-487-2"></span>B.4 List of Implementation Dependencies

TABLE B-1 provides a complete list of the SPARC V9 implementation dependencies. The Page column lists the page for the context in which the dependency is defined; bold face indicates the main page on which the implementation dependency is described.

#### **TABLE B-1** SPARC V9 Implementation Dependencies *(1 of 7)*





### **TABLE B-1** SPARC V9 Implementation Dependencies *(3 of 7)*



### **TABLE B-1** SPARC V9 Implementation Dependencies *(4 of 7)*







**TABLE B-1** SPARC V9 Implementation Dependencies *(6 of 7)*

Nbr		<b>Category Description</b>	Page	
∎ 111-	$\mathbf{t}$	LDQF[A] mem_address_not_aligned		
V9- l Cs10		<b>a</b> : LDQF requires only word alignment. However, if the effective address is word- aligned but not quadword-aligned, an attempt to execute an LDQF instruction may cause an LDQF_mem_address_not_aligned exception. In this case, the trap handler software must emulate the LDQF instruction and return. (In an Oracle SPARC Architecture processor, the LDQF_mem_address_not_aligned exception occurs in this case and trap handler software emulates the LDQF instruction) (this exception does not occur in hardware on Oracle SPARC Architecture 2011) implementations, because they do not implement the LDQF instruction in hardware)	78, 77, 337, 438	
		<b>b</b> : LDQFA requires only word alignment. However, if the effective address is word- aligned but not quadword-aligned, an attempt to execute an LDQFA instruction may cause an <i>LDQF_mem_address_not_aligned</i> exception. In this case, the trap handler software must emulate the LDQF instruction and return. (In an Oracle SPARC Architecture processor, the LDQF_mem_address_not_aligned exception occurs in this case and trap handler software emulates the LDQFA instruction) (this exception does not occur in hardware on Oracle SPARC Architecture 2011) implementations, because they do not implement the LDQFA instruction in hardware)	340	
∎ 112-	f	STQF[A]_mem_address_not_aligned		
$\blacksquare$ Cs10		<b>a</b> : STQF requires only word alignment in memory. However, if the effective address is 78, word aligned but not quadword aligned, an attempt to execute an STQF instruction 471, 438 may cause an STQF_mem_address_not_aligned exception. In this case, the trap handler software must emulate the STQF instruction and return. (In an Oracle SPARC Architecture processor, the STQF_mem_address_not_aligned exception occurs in this case and trap handler software emulates the STQF instruction) (this exception does not occur in hardware on Oracle SPARC Architecture 2011) implementations, because they do not implement the STQF instruction in		
		hardware) <b>b</b> : STQFA requires only word alignment in memory. However, if the effective address 473 is word aligned but not quadword aligned, an attempt to execute an STQFA instruction may cause an STQF_mem_address_not_aligned exception. In this case, the trap handler software must emulate the STQFA instruction and return. (In an Oracle SPARC Architecture processor, the STQF_mem_address_not_aligned exception occurs in this case and trap handler software emulates the STQFA instruction) (this exception does not occur in hardware on Oracle SPARC Architecture 2011 implementations, because they do not implement the STQFA instruction in hardware)		
<b>113-</b> f V9- <b>Ms10</b>		Implemented memory models Whether memory models represented by PSTATE.mm = $102$ or $112$ are supported in an Oracle SPARC Architecture processor is implementation dependent. If the $102$ model is supported, then when PSTATE.mm $= 102$ the implementation must correctly execute software that adheres to the RMO model described in The SPARC Architecture Manual- <i>Version</i> 9. If the $112$ model is supported, its definition is implementation dependent.	69, 389	
118- V9	$\mathbf{f}$	<b>Identifying I/O locations</b> The manner in which I/O locations are identified is implementation dependent.	383	
119- <b>Ms10</b>	f	Unimplemented values for PSTATE.mm The effect of an attempt to write an unsupported memory model designation into PSTATE.mm is implementation dependent; however, it should never result in a value of PSTATE.mm value greater than the one that was written. In the case of an Oracle SPARC Architecture implementation that only supports the TSO memory model, PSTATE mm always reads as zero and attempts to write to it are ignored.	69, 390	

#### **TABLE B-1** SPARC V9 Implementation Dependencies *(7 of 7)*



TABLE B-2 provides a list of implementation dependencies that, in addition to those in TABLE B-1, apply to Oracle SPARC Architecture processors. Bold face indicates the main page on which the implementation dependency is described. See Appendix C in the Extensions Documents for further information.











 $\overline{a}$ 





 $\overline{\phantom{0}}$ 



**TABLE B-2** Oracle SPARC Architecture Implementation Dependencies *(5 of 6)*

Nbr	<b>Description</b>	Page
409-S10	FLUSH instruction and memory consistency The implementation of the FLUSH instruction is implementation dependent. If the implementation automatically maintains consistency between instruction and data memory, (1) the FLUSH address is ignored and (2) the FLUSH instruction cannot cause any data access exceptions, because its effective address operand is not translated or used by the MMU. On the other hand, if the implementation does not maintain consistency between instruction and data memory, the FLUSH address is used to access the MMU and the FLUSH instruction can cause data access exceptions.	167
410-S10	<b>Block Load behavior</b> The following aspects of the behavior of block load (LDBLOCKF <sup>D</sup> ) instructions are implementation dependent: • What memory ordering model is used by LDBLOCKF <sup>D</sup> (LDBLOCKF <sup>D</sup> is not required to follow TSO memory ordering) • Whether LDBLOCKF <sup>D</sup> follows memory ordering with respect to stores (including block stores), including whether the virtual processor detects read-after-write and write-after- read hazards to overlapping addresses • Whether LDBLOCKF <sup>D</sup> appears to execute out of order, or follow LoadLoad ordering (with respect to older loads, younger loads, and other LDBLOCKFs) • Whether LDBLOCKF <sup>D</sup> follows register-dependency interlocks, as do ordinary load instructions • Whether the MMU ignores the side-effect bit (TTE.e) for LDBLOCKF <sup>D</sup> accesses (in which case, LDBLOCKFs behave as if $TTE.e = 0$ )	231 383
	• Whether VA_watchpoint exceptions are recognized on accesses to all 64 bytes of a LDBLOCKF <sup>D</sup> (the recommended behavior), or only on accesses to the first eight bytes	231, 232
411-S10	<b>Block Store behavior</b> The following aspects of the behavior of block store (STBLOCKF <sup>D</sup> ) instructions are implementation dependent: • The memory ordering model that STBLOCKF <sup>D</sup> follows (other than as constrained by the rules outlined on page 323). • Whether VA_watchpoint exceptions are recognized on accesses to all 64 bytes of a STBLOCKF <sup>D</sup> (the recommended behavior), or only on accesses to the first eight bytes. • Whether STBLOCKFs to non-cacheable pages execute in strict program order or not. If not, a STBLOCKF <sup>D</sup> to a non-cacheable page causes a DAE_nc_page exception. • Whether STBLOCKF <sup>D</sup> follows register dependency interlocks (as ordinary stores do). • Whether a non-Commit STBLOCKF <sup>D</sup> forces the data to be written to memory and invalidates copies in all caches present (as the Commit variants of STBLOCKF do).	323, 324
	• Whether the MMU ignores the side-effect bit (TTE.e) for STBLOCKF <sup>D</sup> accesses (in which case, STBLOCKFs behave as if $TTE.e = 0$ ) • Any other restrictions on the behavior of $STBLOCKFD$ , as described in implementation- specific documentation.	383
412-S10	<b>MEMBAR</b> behavior An Oracle SPARC Architecture implementation may define the operation of each MEMBAR variant in any manner that provides the required semantics.	257
413-S10	Load Twin Extended Word behavior It is implementation dependent whether VA_watchpoint exceptions are recognized on accesses to all 16 bytes of a LDTXA instruction (the recommended behavior) or only on accesses to the first 8 bytes.	250
414	Reserved.	
415-S10	Size of ContextID fields The size of context ID fields in MMU context registers is implementation-dependent and may range from 13 to 16 bits.	458





# Assembly Language Syntax

This appendix supports Chapter 7, *[Instructions](#page-108-0)*. Each instruction description in [Chapter 7](#page-108-1) includes a table that describes the suggested assembly language format for that instruction. This appendix describes the notation used in those assembly language syntax descriptions and lists some synthetic instructions provided by Oracle SPARC Architecture assemblers for the convenience of assembly language programmers.

The appendix contains these sections:

- **[Notation Used](#page-500-0)** on page 485.
- **[Syntax Design](#page-505-0) on page 490.**
- **[Synthetic Instructions](#page-505-1)** on page 490.

## <span id="page-500-0"></span>C.1 Notation Used

The notations defined here are also used in the assembly language syntax descriptions in [Chapter 7,](#page-108-0) *[Instructions](#page-108-0)*.

Items in typewriter font are literals to be written exactly as they appear. Items in *italic font* are metasymbols that are to be replaced by numeric or symbolic values in actual SPARC V9 assembly language code. For example, "*imm\_asi*" would be replaced by a number in the range 0 to 255 (the value of the *imm\_asi* bits in the binary instruction) or by a symbol bound to such a number.

Subscripts on metasymbols further identify the placement of the operand in the generated binary instruction. For example, *reg<sub>rs2</sub>* is a *reg* (register name) whose binary value will be placed in the rs2 field of the resulting instruction.

### C.1.1 Register Names

*reg.* A reg is an intveger register name. It can have any of the following values:<sup>1</sup>

```
%r0–%r31
```
- %g0–%g7 (*global* registers; same as %r0–%r7)
- %o0–%o7 (*out* registers; same as %r8–%r15)
- %l0–%l7 (*local* registers; same as %r16–%r23)
- %i0–%i7 (*in* registers; same as %r24–%r31)
- %fp (frame pointer; conventionally same as %i6)
- %sp (stack pointer; conventionally same as %o6)

Subscripts identify the placement of the operand in the binary instruction as one of the following:

<sup>1.</sup> In actual usage, the %sp, %fp, %g*n*, %o*n*, %l*n*, and %i*n* forms are preferred over %r*n*.



*freg.* An *freg* is a floating-point register name. It may have the following values: %f0, %f1, %f2, ... %f31

%f32, %f34, ... %f60, %f62 (even-numbered only, from %f32 to %f62) %d0, %d2, %d4, ... %d60, %d62 (%d*n*, where *n* **mod** 2 = 0, only) %q0, %q4, %q8, ... %q56, %q60 (%q*n*, where *n* **mod** 4 = 0, only)

See *[Floating-Point Registers](#page-53-0)* on page 38 for a detailed description of how the single-precision, double-precision, and quad-precision floating-point registers overlap.

Subscripts further identify the placement of the operand in the binary instruction as one of the following:



*asr\_reg.* An *asr\_reg* is an Ancillary State Register name. It may have one of the following values: %asr16–%asr31

Subscripts further identify the placement of the operand in the binary instruction as one of the following:

*asr\_reg*rs1 (rs1 field) *asr\_reg*rd (rd field)

*i\_or\_x\_cc.* An *i\_or\_x\_cc* specifies a set of integer condition codes, those based on either the 32-bit result of an operation (icc) or on the full 64-bit result (xcc). It may have either of the following values:

%icc %xcc

*fccn*. An fccn specifies a set of floating-point condition codes. It can have any of the following values:

 $%$ fcc $0$ %fcc1 %fcc2 %fcc3

## C.1.2 Special Symbol Names

Certain special symbols appear in the syntax table in typewriter font. They must be written exactly as they are shown, including the leading percent sign (%).

The symbol names and the registers or operators to which they refer are as follows:





† The original assembly language names for %stick and %stick\_cmpr were, respectively, %sys\_tick and %sys\_tick\_cmpr, which are now deprecated. Over time, assemblers will support the new %stick and %stick\_cmpr names for these registers (which are consistent with %tick). In the meantime, some existing assemblers may only recognize the original names.

The following special symbol names are prefix unary operators that perform the functions described, on an argument that is a constant, symbol, or expression that evaluates to a constant offset from a symbol:



For example, the value of "%lo(*symbol*)" is the least-significant 10 bits of *symbol*.

Certain predefined value names appear in the syntax table in typewriter font. They must be written exactly as they are shown, including the leading sharp sign (#). The value names and the constant values to which they are bound are listed in [TABLE C-1.](#page-502-0)

<span id="page-502-0"></span>**TABLE C-1** Value Names and Values *(1 of 2)*

Value Name in Assembly Language	Value	<b>Comments</b>
for PREFETCH instruction "fcn" field		
#n_reads	$\mathbf{0}$	
#one_read	1	
#n_writes	2	
#one_write	3	
#page	4	
#unified	$17(11_{16})$	
#n_reads_strong	20 $(14_{16})$	
#one_read_strong	21 $(15_{16})$	

#### **TABLE C-1** Value Names and Values *(2 of 2)*



### C.1.3 Values

Some instructions use operand values as follows:



### C.1.4 Labels

A label is a sequence of characters that comprises alphabetic letters (a–z, A–Z [with upper and lower case distinct]), underscores (\_), dollar signs (\$), periods (.), and decimal digits (0-9). A label may contain decimal digits, but it may not begin with one. A local label contains digits only.

## C.1.5 Other Operand Syntax

Some instructions allow several operand syntaxes, as follows:

*reg\_plus\_imm* Can be any of the following:

*reg<sub>rs1</sub>* (equivalent to  $reg_{rs1}$  +  $sg0$ ) *reg*rs1 + *simm13*
*reg*rs1 – *simm13 simm13* (equivalent to %g0 + simm13)  $simm13 + reg_{rs1}$ (equivalent to  $reg_{rs1} + simm13$ )

*address* Can be any of the following:

 $reg_{rs1}$  (equivalent to  $reg_{rs1}$  +  $sg0$ ) *reg*rs1 + *simm13 reg*rs1 – *simm13 simm13* (equivalent to %g0 + simm13)  $simm13 + reg_{rs1}$ (equivalent to  $reg_{rs1} + simm13$ ) *reg*rs1 + *reg*rs2

*membar\_mask* Is the following:

*const7* A constant that can be represented in 7 bits. Typically, this is an expression involving the logical OR of some combination of  $#$ Lookaside<sup>D</sup>,  $#$ MemIssue, #Sync, #StoreStore, #LoadStore, #StoreLoad, and #LoadLoad (see [TABLE 7-13](#page-271-0) and TABLE 7-14 [on page 257](#page-272-0) for a complete list of mnemonics).

*prefetch\_fcn (prefetch function)* Can be any of the following: 0–31

> Predefined constants (the values of which fall in the 0-31 range) useful as *prefetch\_fcn* values can be found in TABLE C-1 [on page 487](#page-502-0).

*regaddr (register-only address)* Can be any of the following:

*reg*rs1 (equivalent to *reg*rs1 + %g0) *reg*rs1 + *reg*rs2

*reg\_or\_imm (register or immediate value)* Can be either of:

*reg*rs2 *simm13*

*reg\_or\_imm5 (register or immediate value)* Can be either of:

*reg*rs2 *simm5*

*reg\_or\_imm10 (register or immediate value)* Can be either of:

*reg*rs2 *simm10*

*reg\_or\_imm11 (register or immediate value)* Can be either of:

*reg*rs2 *simm11*

*reg\_or\_shcnt (register or shift count value)* Can be any of:

*reg*rs2

*shcnt32 shcnt64*

*software\_trap\_number* Can be any of the following:

```
regrs1 (equivalent to regrs1 + %g0)
regrs1 + regrs2
regrs1 + simm8
regrs1 – simm8
simm8 (equivalent to %g0 + simm8)
simm8 + reg_{rs1} (equivalent to reg_{rs1} + simm8)
```
The resulting operand value (software trap number) must be in the range 0–255, inclusive.

## C.1.6 Comments

Two types of comments are accepted by the SPARC V9 assembler: C-style "/\*...\*/" comments, which may span multiple lines, and "!..." comments, which extend from the "!" to the end of the line.

# C.2 Syntax Design

The SPARC V9 assembly language syntax is designed so that the following statements are true:

- The destination operand (if any) is consistently specified as the last (rightmost) operand in an assembly language instruction.
- A reference to the *contents* of a memory location (for example, in a load, store, or load-store instruction) is always indicated by square brackets ([]); a reference to the *address* of a memory location (such as in a JMPL, CALL, or SETHI) is specified directly, without square brackets.

The follow additional syntax constraints have been adopted for Oracle SPARC Architecture:

■ Instruction mnemonics should be limited to a maximum of 15 characters.

# C.3 Synthetic Instructions

[TABLE C-2](#page-505-0) describes the mapping of a set of synthetic (or "pseudo") instructions to actual instructions. These synthetic instructions are provided by the SPARC V9 assembler for the convenience of assembly language programmers.

**Note**: Synthetic instructions should not be confused with "pseudo ops," which typically provide information to the assembler but do not generate instructions. Synthetic instructions always generate instructions; they provide more mnemonic syntax for standard SPARC V9 instructions.

<span id="page-505-0"></span>



<b>Synthetic Instruction</b>		<b>SPARC V9 Instruction(s)</b>		Comment	
ca11	address, regrd	jmpl	$address$ , $reg_{rd}$		
iprefetch label			bn, a, pt %xcc, label	Originally envisioned as an encoding for an "instruction prefetch" operation, but functions as a NOP on all Oracle <b>SPARC</b> Architecture implementations. (See PREFETCH function 17 on page 288 for an alternative method of prefetching instructions.)	
tst	$reg_{rs1}$	orcc	%g0, reg <sub>rs1</sub> , %g0	Test.	
ret		jmpl	$$i7+8, $g0$	Return from subroutine.	
retl		jmpl	$807 + 8,$ $890$	Return from leaf subroutine.	
restore			restore %g0, %g0, %g0	Trivial RESTORE.	
save		save	%g0, %g0, %g0	Trivial SAVE. (Warning: trivial SAVE should only be used in kernel code!)	
setuw	value, reg <sub>rd</sub>	sethi	%hi(value), reg <sub>rd</sub>	(When $((value \& 3FF_{16}) == 0).$ )	
			$-$ or $-$		
		or	%g0, value, reg <sub>rd</sub> $-$ or $-$	(When $0 \leq value \leq 4095$ ).	
		sethi	%hi(value), regrdi	(Otherwise)	
		or	regrd, %lo(value), regrd	Warning: do not use setuw in the delay slot of a DCTI.	
set	value, reg <sub>rd</sub>			synonym for setuw.	
setsw	value, reg <sub>rd</sub>	sethi	%hi(value), reg <sub>rd</sub>	(When (value $>$ = 0) and ((value & $3FF_{16}$ ) == 0).)	
			$-$ or $-$		
		or	$\texttt{\$g0}$ , value, reg <sub>rd</sub>	(When $4096 \le value \le 4095$ ).	
			$-$ or $-$		
		sethi	%hi(value), reg <sub>rd</sub>	(Otherwise, if $\text{(value} < 0)$ and $((value & 3FF_{16}) = 0))$	
		sra	$reg_{rd}$ , $sg0$ , $reg_{rd}$ $-$ or $-$		
		sethi	%hi(value), reg <sub>rd</sub> ;	(Otherwise, if value 0)	
		or	$reg_{rd}$ , $slo(value)$ , $reg_{rd}$ $-$ or $-$		
		sethi	%hi(value), reg <sub>rd</sub> ;	(Otherwise, if $value < 0$ )	
		or	$reg_{rd}$ , $\geq 1$ o(value), reg <sub>rd</sub>		
		sra	regrd, %g0, regrd	Warning: do not use setswin the delay slot of a CTI.	
setx	value, reg, reg <sub>rd</sub>	sethi	$b\$ h ( <i>value</i> ), reg	Create 64-bit constant.	
		or	reg, $\text{thm}(\text{value})$ , reg	("reg" is used as a temporary	
		sllx	reg , 32 , reg	register.)	
		sethi	%hi(value), reg <sub>rd</sub>	Note: setx optimizations are	
		or	reg <sub>rd</sub> , reg, reg <sub>rd</sub>	possible but not enumerated here. The worst case is shown.	
		or	$reg_{rd}$ , $slo(value)$ , $reg_{rd}$	Warning: do not use setx in the delay slot of a CTI.	

**TABLE C-2** Mapping Synthetic to SPARC V9 Instructions *(2 of 3)*

## **TABLE C-2** Mapping Synthetic to SPARC V9 Instructions *(3 of 3)*



# Index

## **A**

a (annul) instruction field branch instructions, 120, 123, 125, 152, 155 accesses cacheable, 382 I/O, 382 restricted ASI, 385 with side effects, 382, 390 accrued exception (aexc) field of FSR register, **46**, 424, 474 ADD instruction, **107** ADDC instruction, **107** ADDcc instruction, **107**, 317 ADDCcc instruction, **107** address operand syntax, 489 space identifier (ASI), 397 address mask (am) field of PSTATE register description, **70** address space, **5**, 13 address space identifier (ASI), **5**, 381 accessing MMU registers, 456 appended to memory address, 17, 75 architecturally specified, **385** changed in UA ASI\_REAL, 412 ASI\_REAL\_IO, 412 ASI\_REAL\_IO\_LITTLE, 412 ASI\_REAL\_LITTLE, 412 definition, 5 encoding address space information, 77 explicit, **81** explicitly specified in instruction, 82 implicit, *See* implicit ASIs nontranslating, **8**, 247, 340 nontranslating ASI, **398** with prefetch instructions, 289 real ASI, **398** restricted, 385, 397 privileged, 385 restriction indicator, 51 SPARC V9 address, 383 translating ASI, **398** unrestricted, **385**, 397 address space identifier (ASI) register for load/store alternate instructions, 51

address for explicit ASI, 81 and LDDA instruction, 235, 246 and LDSTUBA instruction, 243 load integer from alternate space instructions, 228 with prefetch instructions, 289 for register-immediate addressing, 385 restoring saved state, 144, 303 saving state, 417 and STDA instruction, 339 store floating-point into alternate space instructions, 327 store integer to alternate space instructions, 320 and SWAPA instruction, 344 after trap, 21 and TSTATE register, 66 and write state register instructions, 358 addressing modes, 14 ADDX instruction, **108**, **109**, **128**, **130**, **140**, **205**, **255** ADDX instruction (SPARC V8), 107 ADDXC instruction, 109, 128, 130, 140, 205, 255 ADDXcc instruction, **108** ADDXcc instruction (SPARC V8), 107 alias floating-point registers, 38 aliased, **5** ALIGNADDRESS instruction, 114 ALIGNADDRESS\_LITTLE instruction, 114 alignment data (load/store), 18, **77**, 383 doubleword, 18, **77**, 383 extended-word, **77** halfword, 18, **77**, 383 instructions, 18, **77**, 383 integer registers, 237, 244, 247 memory, 383, 437 quadword, 18, **77**, 383 word, 18, **77**, 383 ALLCLEAN instruction, **115** alternate space instructions, 19, 51 ancillary state registers (ASRs) access, 48 assembly language syntax, 486 I/O register access, 19 possible registers included, 296, 358 privileged, 20, 473 reading/writing implementation-dependent processor

registers, 20, 473 writing to, 358 AND instruction, **115** ANDcc instruction, **115** ANDN instruction, **115** ANDNcc instruction, **115** annul bit in branch instructions, 125 in conditional branches, 153 annulled branches, 125 application program, **5**, 48 architectural direction note, **4** architecture, meaning for SPARC V9, 13 arithmetic overflow, 51 ARRAY16 instruction, 117 ARRAY32 instruction, 117 ARRAY8 instruction, 117 ASI, **5** invalid, and DAE\_invalid\_asi, 435 ASI register, 49 ASI, *See* address space identifier (ASI) ASI\_AIUP, 399, 407 ASI\_AIUPL, 399, 407 ASI\_AIUS, 399, 407 ASI\_AIUS\_L, 249 ASI\_AIUSL, 399, 407 ASI\_AS\_IF\_USER\*, 70, 449 ASI\_AS\_IF\_USER\_NONFAULT\_LITTLE, 386 ASI\_AS\_IF\_USER\_PRIMARY, 399, 407, 435, 448 ASI\_AS\_IF\_USER\_PRIMARY\_LITTLE, 386, 399, 407, 435 ASI\_AS\_IF\_USER\_SECONDARY, 386, 399, 407, 435, 448 ASI\_AS\_IF\_USER\_SECONDARY\_LITTLE, 386, 399, 407, 435 ASI\_AS\_IF\_USER\_SECONDARY\_NOFAULT\_LITTLE, 386 ASI\_BLK\_AIUP, 399, 407 ASI\_BLK\_AIUPL, 399, 407 ASI\_BLK\_AIUS, 399, 407 ASI\_BLK\_AIUSL, 399, 407 ASI\_BLK\_COMMIT\_P, 404 ASI\_BLK\_COMMIT\_S, 404 ASI\_BLK\_P, 404 ASI\_BLK\_PL, 405 ASI\_BLK\_S, 404 ASI\_BLK\_SL, 405 ASI\_BLOCK\_AS\_IF\_USER\_PRIMARY, 399, 407 ASI\_BLOCK\_AS\_IF\_USER\_PRIMARY\_LITTLE, 399, 407 ASI\_BLOCK\_AS\_IF\_USER\_SECONDARY, 399, 407 ASI\_BLOCK\_AS\_IF\_USER\_SECONDARY\_LITTLE, 399, 407 ASI\_BLOCK\_COMMIT\_PRIMARY, 404 ASI\_BLOCK\_COMMIT\_SECONDARY, 404 ASI\_BLOCK\_PRIMARY, 404 ASI\_BLOCK\_PRIMARY\_LITTLE, 405 ASI\_BLOCK\_SECONDARY, 404 ASI\_BLOCK\_SECONDARY\_LITTLE, 405 ASI\_FL16\_P, 403 ASI\_FL16\_PL, 404 ASI\_FL16\_PRIMARY, 403 ASI\_FL16\_PRIMARY\_LITTLE, 404 ASI\_FL16\_S, 403 ASI\_FL16\_SECONDARY, 403

ASI\_FL16\_SECONDARY\_LITTLE, 404 ASI\_FL16\_SL, 404 ASI\_FL8\_P, 403 ASI\_FL8\_PL, 404 ASI\_FL8\_PRIMARY, 403 ASI\_FL8\_PRIMARY\_LITTLE, 404 ASI\_FL8\_S, 403 ASI\_FL8\_SECONDARY, 403 ASI\_FL8\_SECONDARY\_LITTLE, 404 ASI\_FL8\_SL, 404 ASI\_MMU, 400 ASI\_MMU\_CONTEXTID, 400 ASI\_N, 399 ASI\_NL, 399 ASI\_NUCLEUS, 81, 82, 399, 448 ASI\_NUCLEUS\_LITTLE, 82, 399 ASI\_P, 402 ASI\_PHY\_BYPASS\_EC\_WITH\_EBIT\_L, 412 ASI\_PHYS\_BYPASS\_EC\_WITH\_EBIT, 412 ASI\_PHYS\_BYPASS\_EC\_WITH\_EBIT\_LITTLE, 412 ASI PHYS USE EC, 412 ASI\_PHYS\_USE\_EC\_L, 412 ASI\_PHYS\_USE\_EC\_LITTLE, 412 ASI\_PIC, 403 ASI\_PL, 402 ASI\_PNF, 402 ASI\_PNFL, 402 ASI\_PRIMARY, 81, 385, 386, 402 ASI\_PRIMARY\_LITTLE, 82, 385, 402, 454 ASI\_PRIMARY\_NO\_FAULT, 383, 395, 402 ASI\_PRIMARY\_NO\_FAULT\_LITTLE, 383, 395, 402, 435 ASI\_PRIMARY\_NOFAULT\_LITTLE, 386 ASI\_PST16\_P, 332, 403 ASI\_PST16\_PL, 332, 403 ASI\_PST16\_PRIMARY, 403 ASI\_PST16\_PRIMARY\_LITTLE, 403 ASI\_PST16\_S, 332, 403 ASI\_PST16\_SECONDARY, 403 ASI\_PST16\_SECONDARY\_LITTLE, 403 ASI\_PST16\_SL, 332 ASI\_PST32\_P, 332, 403 ASI\_PST32\_PL, 332, 403 ASI\_PST32\_PRIMARY, 403 ASI\_PST32\_PRIMARY\_LITTLE, 403 ASI\_PST32\_S, 332, 403 ASI\_PST32\_SECONDARY, 403 ASI\_PST32\_SECONDARY\_LITTLE, 403 ASI\_PST32\_SL, 332, 403 ASI\_PST8\_P, 403 ASI\_PST8\_PL, 403 ASI\_PST8\_PRIMARY, 403 ASI\_PST8\_PRIMARY\_LITTLE, 403 ASI\_PST8\_S, 403 ASI\_PST8\_SECONDARY, 403 ASI\_PST8\_SECONDARY\_LITTLE, 403 ASI\_PST8\_SL, 332, 403 ASI\_QUAD\_LDD\_REAL (deprecated), 401 ASI\_QUAD\_LDD\_REAL\_LITTLE (deprecated), 402 ASI\_REAL, 399, 407, 412 ASI\_REAL\_IO, 399, 408, 412

ASI\_REAL\_IO\_L, 399 ASI\_REAL\_IO\_LITTLE, 399, 408, 412 ASI\_REAL\_L, 399 ASI\_REAL\_LITTLE, 399, 408, 412 ASI\_S, 402 ASI\_SECONDARY, 402, 448 ASI\_SECONDARY\_LITTLE, 402 ASI\_SECONDARY\_NO\_FAULT, 395, 402, 435 ASI\_SECONDARY\_NO\_FAULT\_LITTLE, 395, 402, 435 ASI\_SECONDARY\_NOFAULT, 386 ASI\_SL, 402 ASI\_SNF, 402 ASI\_SNFL, 402 ASI\_ST\_BLKINIT\_AS\_IF\_USER\_PRIMARY, 400 ASI\_ST\_BLKINIT\_AS\_IF\_USER\_PRIMARY\_LITTLE, 401 ASI\_ST\_BLKINIT\_AS\_IF\_USER\_SECONDARY, 400 ASI\_ST\_BLKINIT\_AS\_IF\_USER\_SECONDARY\_LITTLE, 4 01 ASI\_ST\_BLKINIT\_NUCLEUS, 401 ASI\_ST\_BLKINIT\_NUCLEUS\_LITTLE, 402 ASI\_ST\_BLKINIT\_PRIMARY, 404 ASI\_ST\_BLKINIT\_PRIMARY\_LITTLE, 404 ASI\_ST\_BLKINIT\_REAL, 401 ASI\_ST\_BLKINIT\_REAL\_LITTLE, 402 ASI\_ST\_BLKINIT\_SECONDARY, 404 ASI\_ST\_BLKINIT\_SECONDARY\_LITTLE, 404 ASI\_STBI\_AIUP, 400 ASI\_STBI\_AIUPL, 401 ASI\_STBI\_AIUS, 400 ASI\_STBI\_AIUS\_L, 401 ASI\_STBI\_N, 401 ASI\_STBI\_NL, 402 ASI\_STBI\_P, 404 ASI\_STBI\_PL, 404 ASI\_STBI\_PLM, 405 ASI\_STBI\_PM, 404 ASI\_STBI\_RL, 402 ASI\_STBI\_S, 404 ASI\_STBI\_SL, 404 ASI\_STBI\_SLM, 405 ASI\_STBI\_SM, 405 ASI\_TWINX\_AIUP, 249, 400, 409 ASI\_TWINX\_AIUP\_L, 249, 401, 409 ASI\_TWINX\_AIUS, 249, 409 ASI TWINX AIUS L, 401, 409 ASI\_TWINX\_AS\_IF\_USER\_PRIMARY, 400, 409 ASI\_TWINX\_AS\_IF\_USER\_PRIMARY\_LITTLE, 401, 409 ASI\_TWINX\_AS\_IF\_USER\_SECONDARY, 400, 409 ASI\_TWINX\_AS\_IF\_USER\_SECONDARY\_LITTLE, 401, 409 ASI\_TWINX\_N, 249, 401 ASI\_TWINX\_NL, 249, 402, 409 ASI\_TWINX\_NUCLEUS, 401, 409 ASI\_TWINX\_NUCLEUS[\_L], 384 ASI\_TWINX\_NUCLEUS\_LITTLE, 402, 409 ASI\_TWINX\_P, 249, 404 ASI\_TWINX\_PL, 249, 404 ASI\_TWINX\_PRIMARY, 404, 410 ASI\_TWINX\_PRIMARY\_LITTLE, 404, 410 ASI\_TWINX\_R, 401, 409 ASI\_TWINX\_REAL, 249, 401, 409

ASI\_TWINX\_REAL[\_L], 384 ASI\_TWINX\_REAL\_L, 402, 409 ASI\_TWINX\_REAL\_LITTLE, 402, 409 ASI\_TWINX\_RL, 409 ASI\_TWINX\_S, 249, 404 ASI\_TWINX\_SECONDARY, 404, 410 ASI\_TWINX\_SECONDARY\_LITTLE, 404, 410 ASI\_TWINX\_SL, 249, 404 ASR, **5** *asr\_reg*, **486** atomic memory operations, 249, **392**, 393 store doubleword instruction, 337, 339 store instructions, 319, 320 atomic load-store instructions compare and swap, **131** load-store unsigned byte, **242**, 344 load-store unsigned byte to alternate space, **243** simultaneously addressing doublewords, 343 swap R register with alternate space memory, **344** swap R register with memory, 131, **343** atomicity, 383, 479

## **B**

BA instruction, 120, 465 BCC instruction, 120, 465 bclrg synthetic instruction, 492 BCS instruction, 120, 465 BE instruction, 120, 465 Berkeley RISCs, 15 BG instruction, 120, 465 BGE instruction, 120, 465 BGU instruction, 120, 465 Bicc instructions, **120**, 459 big-endian, **5** big-endian byte order, 18, 69, 78 binary compatibility, 15 BL instruction, 120, 465 BLD, *See* LDBLOCKF instruction BLE instruction, 120, 465 BLEU instruction, 120, 465 block load instructions, 38, **230**, 410 block store instructions, 38, **322**, 410 with commit, 236, 323, 410 blocked byte formatting, 117 BMASK instruction, 122 BN instruction, 120, 465 BNE instruction, 120, 465 BNEG instruction, 120, 465 BP instructions, 465 BPA instruction, 123, 465 BPCC instruction, 123, 465 BPcc instructions, 51, **123**, 466 BPCS instruction, 123, 465 BPE instruction, 123, 465 BPG instruction, 123, 465 BPGE instruction, 123, 465 BPGU instruction, 123, 465 BPL instruction, 123, 465

BPLE instruction, 123, 465 BPLEU instruction, 123, 465 BPN instruction, 123, 465 BPNE instruction, 123, 465 BPNEG instruction, 123, 465 BPOS instruction, 120, 465 BPPOS instruction, 123, 465 BPr instructions, **125**, 465 BPVC instruction, 123, 465 BPVS instruction, 123, 465 branch annulled, 125 delayed, 75 elimination, 87, 88 fcc-conditional, 152, 155 icc-conditional, 120 instructions on floating-point condition codes, **152** on floating-point condition codes with prediction, **154** on integer condition codes with prediction (BPcc), 123 on integer condition codes, *See* Bicc instructions when contents of integer register match condition, **125** prediction bit, 125 unconditional, 120, 124, 152, 155 with prediction, 14 BRGEZ instruction, 125 BRGZ instruction, 125 BRLEZ instruction, 125 BRLZ instruction, 125 BRNZ instruction, 125 BRZ instruction, 125 bset synthetic instruction, 492 BSHUFFLE instruction, 122 BST, *See* STBLOCKF instruction btog synthetic instruction, 492 btst synthetic instruction, 492 BVC instruction, 120, 465 BVS instruction, 120, 465 byte, **5** addressing, 81 data format, **23** order, 18 order, big-endian, 18 order, little-endian, 18 byte order big-endian, 69 implicit, 69 in trap handlers, 423 little-endian, 69

## **C**

C\*BCC instruction, 465 C\*BCS instruction, 465 C\*BE instruction, 465 C\*BG instruction, 465 C\*BGE instruction, 465 C\*BGU instruction, 465 C\*BL instruction, 465 C\*BLE instruction, 465

C\*BLEU instruction, 465 C\*BNE instruction, 465 C\*BNEG instruction, 465 C\*BPOS instruction, 465 C\*BVC instruction, 465 C\*BVS instruction, 465 C8BL instruction, 133 cache coherency protocol, 382 data, 388 instruction, 388 miss, 293 nonconsistent instruction cache, 388 cacheable accesses, 382 caching, TSB, 453 CALL instruction description, 127 displacement, 20 does not change CWP, 35 and JMPL instruction, 226 writing address into R[15], 37 call synthetic instruction, 490, 491 CANRESTORE (restorable windows) register, **62** and clean\_window exception, 88 and CLEANWIN register, 63, 64, 439 counting windows, 64 decremented by RESTORE instruction, 300 decremented by SAVED instruction, 309 detecting window underflow, 36 if registered window was spilled, 300 incremented by SAVE instruction, 307 modified by NORMALW instruction, 280 modified by OTHERW instruction, 282 range of values, 61, 479 RESTORE instruction, 88 specification for RDPR instruction, 298 specification for WRPR instruction, 360 window underflow, 439 CANSAVE (savable windows) register, **62** decremented by SAVE instruction, 307 detecting window overflow, 36 FLUSHW instruction, 169 if equals zero, 88 incremented by RESTORE, 300 incremented by SAVED instruction, 309 range of values, 61, 479 SAVE instruction, 440 specification for RDPR instruction, 298 specification for WRPR instruction, 360 window overflow, 439 CAS synthetic instruction, 393 CASA instruction, **131** 32-bit compare-and-swap, 392 alternate space addressing, 18 and DAE\_nc\_page exception, 435 atomic operation, 242 hardware primitives for mutual exclusion of CASXA, 392 in multiprocessor system, 243, 343, 344 R register use, 77 word access (memory), 77

cas*n* synthetic instructions, 492 CASX synthetic instruction, 392, 393 CASXA instruction, **131** 64-bit compare-and-swap, 392 alternate space addressing, 18 and DAE\_nc\_page exception, 435 atomic operation, 243 doubleword access (memory), 77 hardware primitives for mutual exclusion of CASA, 392 in multiprocessor system, 242, 243, 343, 344 R register use, 77 catastrophic error exception, **417** CBcond instructions opcode maps, 465 cc0 instruction field branch instructions, 123, 155 floating point compare instructions, 157 move instructions, 268, 465 cc1 instruction field branch instructions, 123, 155 floating point compare instructions, 157 move instructions, 268, 465 cc2 instruction field compare and branch instructions, 133 move instructions, 268, 465 CCR (condition codes register), **5** CCR (condition codes) register, **50** 32-bit operation (icc) bit of condition field, **50**, **51** 64-bit operation (xcc) bit of condition field, **50**, **51** ADD instructions, 107 ASR for, 49 carry (c) bit of condition fields, **51** icc field, *See* CCR.icc field negative (n) bit of condition fields, **50** overflow bit (v) in condition fields, **51** restored by RETRY instruction, 144, 303 saved after trap, 417 saving after trap, 21 TSTATE register, 66 write instructions, 358 xcc field, *See* CCR.xcc field zero (z) bit of condition fields, **50** CCR.icc field add instructions, 107, 346 bit setting for signed division, 311 bit setting for signed/unsigned multiply, 318, 355 bit setting for unsigned division, 354 branch instructions, 120, 124, 269 integer subtraction instructions, 342 logical operation instructions, 116, 281, 363 Tcc instruction, 349 CCR.xcc field add instructions, 107, 346 bit setting for signed/unsigned divide, 311, 354 bit setting for signed/unsigned multiply, 318, 355 branch instructions, 124, 269 logical operation instructions, 116, 281, 363 subtract instructions, 342 Tcc instruction, 349 CFR register, **59**

RDCFR instruction, 295 checksum, for 16-bit TCP/UDP, 156 clean register window, 307, 434 clean window, **5** and window traps, 64, 439 CLEANWIN register, 64 definition, **439** number is zero, 88 trap handling, 440 clean\_window exception, 62, 88, 308, **434**, 439, 476 CLEANWIN (clean windows) register, **62** CANSAVE instruction, 88 clean window counting, 63 incremented by trap handler, 440 range of values, 61, 63, 479 specification for RDPR instruction, 298 specification for WRPR instruction, 360 specifying number of available clean windows, 439 value calculation, 64 clock cycle, counts for virtual processor, 52 clock tick registers, *See* TICK *and* STICK registers clock-tick register (TICK), 437 clr*n* synthetic instructions, 492 CMASK16 instruction, **136** CMASK32 instruction, **136** CMASK8 instruction, **136** cmp synthetic instruction, 342, 490 code self-modifying, 393 coherence, **5** between processors, 479 data cache, 388 domain, 382 memory, 383 unit, memory, 384 compare and branch instructions, **133** compare and swap instructions, **131**, **133** comparison instruction, 83, 342 Compatibility Feature register, *See* CFR compatibility note, **4** completed (memory operation), **5** compliance SPARC V9, 456 compliant SPARC V9 implementation, **16** cond instruction field branch instructions, 120, 123, 152, 155 floating point move instructions, 175 move instructions, 268 condition codes adding, 346 effect of compare-and-swap instructions, 132 extended integer (xcc), 51 floating-point, 152 icc field, 50 integer, 50 results of integer operation (icc), 51 subtracting, 342, 351 trapping on, 349 xcc field, 50 condition codes register, *See* CCR register

conditional branches, 120, 152, 155 conditional move instructions, 21 conforming SPARC V9 implementation, **16** consistency between instruction and data spaces, 393 processor, 388, 391 processor self-consistency, 390 sequential, 383, 389 strong, 389 const22 instruction field of ILLTRAP instruction, 224 constants, generating, 312 context, **5** nucleus, 168 selection for translation, 454 context identifier, **384** Context register determination of, 454 Nucleus, 458 Primary, 458 Secondary, 458 control transfer pseudo-control-transfer via WRPR to PSTATE.am, 71 control\_transfer\_instruction exception, **434** CALL/JMPL instructions, 127, 226 DONE/RETRY instructions, 145, 303, 349 RETURN, 305 and Tcc instruction, 350 with branch instructions, 121, 124, 125, 135, 153, 155 control-transfer instructions, 20 control-transfer instructions (CTIs), 20, 144, 303 conventions font, 2 notational, 2 conversion between floating-point formats instructions, 220 floating-point to integer instructions, 219, 367 integer to floating-point instructions, 163, 223 planar to packed, 206 copyback, **5** CPI, **5** CPU, pipeline draining, 65 cpu\_mondo exception, **435** CRC32C instruction, **138** cross-call, **5** CTI, **6**, 11 current exception (cexc) field of FSR register, **46**, 90, 474 current window, **6** current window pointer register, *See* CWP register current\_little\_endian (cle) field of PSTATE register, **69**, 385 CWBCC instruction, 133 CWBCS instruction, 133 CWBE instruction, 133 CWBG instruction, 133 CWBGE instruction, 133 CWBGU instruction, 133 CWBL instruction, 133 CWBLE instruction, 133 CWBLEU instruction, 133 CWBNE instruction, 133 CWBNEG instruction, 133

CWBPOS instruction, 133 CWBVC instruction, 133 CWBVS instruction, 133 CWP (current window pointer) register and instructions CALL and JMPL instructions, 35 FLUSHW instruction, 169 RDPR instruction, 298 RESTORE instruction, 88, 300 SAVE instruction, 88, 300, 307 WRPR instruction, 360 and traps after spill trap, 440 after spill/fill trap, 21 on window trap, 440 saved by hardware, 417 CWP (current window pointer) register, **61** clean windows, 63 definition, 6 incremented/decremented, 35, 300, 307 overlapping windows, 35 range of values, 61, 62, 479 restored during RETRY, 144, 303 specifying windows for use without cleaning, 439 and TSTATE register, 66 CXBCC instruction, 133 CXBCS instruction, 133 CXBE instruction, 133 CXBG instruction, 133 CXBGE instruction, 133 CXBGU instruction, 133 CXBLE instruction, 133 CXBLEU instruction, 133 CXBNE instruction, 133 CXBNEG instruction, 133 CXBPOS instruction, 133 CXBVC instruction, 133 CXBVS instruction, 133 cycle, **6**

#### **D**

D superscript on instruction name, **94** d10\_hi instruction field compare and branch instructions, 133 d10\_lo instruction field compare and branch instructions, 133 d16hi instruction field branch instructions, 125 d16lo instruction field branch instructions, 125 DAE\_invalid\_ASI exception with load instructions and ASIs, 237, 409, 410, 411, 412 with store instructions and ASIs, 237, 409, 410, 411, 412 DAE\_invalid\_asi exception, 132, **435** accessing noncacheable page, 392 SWAP/SWAPA, 345 with load alternate instructions, 132, 229, 236, 239, 240, 243, 247, 320, 321, 328, 332, 340, 344 with load instructions, 237, 243, 248

with load instructions and ASIs, 237 with nonfaulting load, 395 with store instructions, 243, 321, 329, 340 DAE\_invalid\_ASI exception (replacing SPARC V9 data\_access\_exception), **435** DAE\_invalid\_ASIn exception with load instructions and ASIs, 410 DAE\_nc\_page exception, **435** accessing noncacheable page, 392 with compare-and-swap instructions, 132 with load instructions, 231, 242, 243, 250 with store instructions, 243 with SWAP instructions, 345 DAE\_nc\_page exception (replacing SPARC V9 data\_access\_exception), **435** DAE\_nfo\_page exception, 132, **435** and TTE.nfo, 450 with FLUSH instructions, 168 with LDTXA instructions, 250 with load alternate instructions, 229 with load instructions, 227, 234, 237, 239, 241, 242, 243, 245, 248, 252, 338 with nonfaulting load, 395 with store instructions, 243, 321, 324, 326, 329, 330, 334, 335, 340, 341 with SWAP instruction, 343 with SWAP instructions, 345 DAE\_nfo\_page exception (replacing SPARC V9 data\_access\_exception), **435** DAE\_noncacheable\_page exception with LDTXA instructions, 250 DAE\_privilege\_violation exception, 132, **435** and TTE.p, 452 with load alternate instructions, 229 with load instructions, 232, 237, 239, 243, 245, 248, 324, 338 with store instructions, 243, 321, 326, 329, 330, 334, 335, 340, 341, 343 with SWAP instructions, 227, 345 DAE\_privilege\_violation exception (replacing SPARC V9 data\_access\_exception), **435** DAE\_side\_effect\_page with nonfaulting loads, 383 DAE\_side\_effect\_page exception, **436** with load alternate instructions, 229 with load instructions, 232, 237, 248 with nonfaulting load, 395 DAE\_side\_effect\_page exception (replacing SPARC V9 data\_access\_exception), **435** data access, **6** cache coherence, 388 conversion between SIMD formats, 29 flow order constraints memory reference instructions, **387** register reference instructions, **387** formats byte, **23** doubleword, **23** halfword, **23**

Int16 SIMD, **30** Int32 SIMD, **30** quadword, **23** tagged word, **23** Uint8 SIMD, **30** word, **23** memory, 394 types floating-point, 23 signed integer, 23 unsigned integer, 23 width, 23 watchpoint exception, 333 Data Cache Unit Control register, *See* DCUCR data\_access\_exception exception (SPARC V9), **435** DCTI couple, **87** DCTI instructions, **6** behavior, 75 RETURN instruction effects, 305 dec synthetic instructions, 492 deccc synthetic instructions, 492 deferred trap, **420** distinguishing from disrupting trap, 421 floating-point, 299 restartable implementation dependency, 421 software actions, 421 delay instruction and annul field of branch instruction, 152 annulling, 20 conditional branches, 155 DONE instruction, 144 executed after branch taken, 125 following delayed control transfer, 20 RETRY instruction, 303 RETURN instruction, 305 unconditional branches, 155 with conditional branch, 124 delayed branch, 75 delayed control transfer, 125 delayed CTI, *See* DCTI denormalized number, 6 deprecated, **6** deprecated exceptions tag\_overflow, **438** deprecated instructions FBA, 152 FBE, 152 FBG, 152 FBGE, 152 FBL, 152 FBLE, 152 FBLG, 152 FBN, 152 FBNE, 152 FBO, 152 FBU, 152 FBUE, 152 FBUGE, 152 FBUL, 152

FBULE, 152 LDFSR, 238 LDTW, 244 LDTWA, 246 RDY, 49, 50, **295** SDIV, 50, 310 SDIVcc, 50, 310 SMUL, 50, 318 SMULcc, 50, 318 STFSR, 330 STTW, 337 STTWA, 339 SWAP, 343 SWAPA, 344 TADDccTV, 347 TSUBccTV, 352 UDIV, 50, 353 UDIVcc, 50, 353 UMUL, 50, 355 UMULcc, 50, 355 WRY, 49, 50, 357 dev\_mondo exception, **436** disp19 instruction field branch instructions, 123, 155 disp22 instruction field branch instructions, 120, 152 disp30 instruction field word displacement (CALL), 127 disrupting trap, **421** disrupting\_performance\_event exception, **436** divide instructions, 20, 278, 310, 353 division\_by\_zero exception, 83, 278, **436** division-by-zero bits of FSR.aexc/FSR.cexc fields, 48 DMMU context register usage, 455 Secondary Context register, 458 DONE instruction, **144** effect on TNPC register, 66 effect on TSTATE register, 67 generating illegal\_instruction exception, 437 modifying CCR.xcc condition codes, 51 return from trap, 417 return from trap handler with different GL value, 74 target address, 20 doubleword, **6** addressing, 80 alignment, 18, 77, 383 data format, **23** definition, 6

## **E**

EDGE16 instruction, 146 EDGE16L instruction, 146 EDGE16LN instruction, 147 EDGE16N instruction, 147 EDGE32 instruction, 146 EDGE32L instruction, 146 EDGE32LN instruction, 147 EDGE32N instruction, 147

EDGE8 instruction, 146 EDGE8L instruction, 146 EDGE8LN instruction, 147 EDGE8N instruction, 147 emulating multiple unsigned condition codes, 88 enable floating-point *See* FPRS register, fef field *See* PSTATE register, pef field even parity, **6** exception, **6** exceptions *See also* individual exceptions catastrophic error, 417 causing traps, 417 clean\_window, **434**, 476 control\_transfer\_instruction, **434** cpu\_mondo, **435** DAE\_invalid\_asi, **435** DAE\_invalid\_ASI (replacing SPARC V9 data\_access\_exception), 435 DAE\_nc\_page, 435 DAE\_nc\_page (replacing SPARC V9 data\_access\_exception), 435 DAE\_nfo\_page, **435** DAE\_nfo\_page (replacing SPARC V9 data\_access\_exception), 435 DAE\_privilege\_violation, **435** DAE\_privilege\_violation (replacing SPARC V9 data\_access\_exception), 435 DAE\_side\_effect\_page, **436** DAE\_side\_effect\_page (replacing SPARC V9 data\_access\_exception), 435 data\_access\_exception (SPARC V9), **435** definition, 417 dev\_mondo, **436** disrupting\_performance\_event, **436** division\_by\_zero, **436** fill\_*n*\_normal, **436** fill\_*n*\_other, **436** fp\_disabled and GSR, 54 fp\_disabled, **436** fp\_exception\_ieee\_754, **436** fp\_exception\_other, **436** htrap\_instruction, **436** IAE\_privilege\_violation, **436** illegal\_instruction, **436** instruction\_access\_exception (SPARC V9), **437** instruction\_VA\_watchpoint, **437** interrupt\_level\_14 and SOFTINT.int\_level, 55 interrupt\_level\_14, 437 interrupt\_level\_15 and SOFTINT.int\_level, 55 interrupt\_level\_n and SOFTINT register, 55 and SOFTINT.int\_level, 55 interrupt\_level\_*n*, 422, **437** LDDF\_mem\_address\_not\_aligned, **437** LDQF\_mem\_address\_not\_aligned, **438**

mem\_address\_not\_aligned, **437** nonresumable\_error, **437** pending, 21 privileged\_action, **437** privileged\_opcode and access to register-window PR state registers, 61, 65, 72, 74 and access to SOFTINT, 55 and access to SOFTINT CLR, 56 and access to SOFTINT\_SET, 56 privileged\_opcode, **438** resumable\_error, **438** spill\_*n*\_normal, 308, **438** spill\_*n*\_other, 308, **438** STDF\_mem\_address\_not\_aligned, **438** STQF\_mem\_address\_not\_aligned, **438** tag\_overflow (deprecated), **438** trap\_instruction, **438** unimplemented\_LDTW, **438** unimplemented\_STTW, 438 VA\_watchpoint, **438** execute unit, 386 execute\_state trap processing, 432 explicit ASI, **6**, **81**, 398 extended word, **6** addressing, 80

#### **F**

F registers, **6**, 17, 90, 365, 424 FABSd instruction, **149**, 463, 464 FABSq instruction, **149**, 149, 463, 464 FABSs instruction, **149** FADD, 150 FADDd instruction, **150** FADDq instruction, **150**, 150, 159 FADDs instruction, **150** FALIGNDATAg instruction, 151 FAND instruction (now FANDd), 215 FANDd instruction, **215** FANDNOT1 instruction (now FANDNOT1d), 215 FANDNOT1d instruction, **215** FANDNOT1S instruction, 215 FANDNOT2 instruction (now FANDNOT2d), 215 FANDNOT2d instruction, **215** FANDNOT2S instruction, 215 FANDS instruction, 215 FBA instruction, 152, 465 FBE instruction, 152, 465 FBfcc instructions, 42, **152**, 436, 459, 465 FBG instruction, 152, 465 FBGE instruction, 152, 465 FBL instruction, 152, 465 FBLE instruction, 152, 465 FBLG instruction, 152, 465 FBN instruction, 152, 465 FBNE instruction, 152, 465 FBO instruction, 152, 465 FBPA instruction, 154, 155, 465

FBPE instruction, 154, 465 FBPfcc instructions, 42, **154**, 459, 465, 466 FBPG instruction, 154, 465 FBPGE instruction, 154, 465 FBPL instruction, 154, 465 FBPLE instruction, 154, 465 FBPLG instruction, 154, 465 FBPN instruction, 154, 155, 465 FBPNE instruction, 154, 465 FBPO instruction, 154, 465 FBPU instruction, 154, 465 FBPUE instruction, 154, 465 FBPUG instruction, 154, 465 FBPUGE instruction, 154, 465 FBPUL instruction, 154, 465 FBPULE instruction, 154, 465 FBU instruction, 152, 465 FBUE instruction, 152, 465 FBUG instruction, 152, 465 FBUGE instruction, 152, 465 FBUL instruction, 152, 465 FBULE instruction, 152, 465 fcc-conditional branches, 152, 155 fcc*n*, **6** FCHKSM16 instruction, 156 FCMP instructions, 466 FCMP\* instructions, 42, 157 FCMPd instruction, **157**, 464 FCMPE instructions, 466 FCMPE\* instructions, 42, 157 FCMPEd instruction, **157**, 464 FCMPEq instruction, **157**, 158, 464 FCMPEQ16 instruction, **201** FCMPEQ16, *See* FPCMPEQ16 instruction FCMPEQ32 instruction, **201** FCMPEQ32, *See* FPCMPEQ32 instruction FCMPEs instruction, **157**, 464 FCMPGT16 instruction, **201** FCMPGT16, *See* FPCMPGT16 instruction FCMPGT32 instruction, **201** FCMPGT32, *See* FPCMPGT32 instruction FCMPLE16 instruction, **201** FCMPLE16, *See* FPCMPLE16 instruction FCMPLE32 instruction, **201** FCMPLE32, *See* FPCMPLE32 instruction FCMPNE16 instruction, **201** FCMPNE16, *See* FPCMPNE16 instruction FCMPNE32 instruction, **201** FCMPNE32, *See* FPCMPNE32 instruction FCMPq instruction, **157**, 158, 464 FCMPs instruction, **157**, 464 FCMPUEQ16 instruction, **203** FCMPUEQ32 instruction, **203** FCMPUNE16 instruction, **203** FCMPUNE32 instruction, **203** fcn instruction field DONE instruction, 144 PREFETCH, 288 RETRY instruction, 303 FDIVd instruction, **159**

FDIVq instruction, **159** FDIVs instructions, 159 FdMULq instruction, **185**, 185 FdTOi instruction, **219**, 367 FdTOq instruction, **220**, 220 FdTOs instruction, **220** FdTOx instruction, **219**, 464 feature set, **97** fef field of FPRS register, **53** and access to GSR, 54 and fp\_disabled exception, 436 branch operations, 153, 155 byte permutation, 122 comparison operations, 158, 165, 202, 204 component distance, 271, 272, 284, 285 data formatting operations, 160, 192, 206 data movement operations, 269 enabling FPU, 70 FCHKSM16 instruction, 156 floating-point operations, 137, 149, 150, 159, 163, 171, 174, 177, 180, 185, 186, 188, 190, 218, 219, 220, 222, 223, 233, 235, 238, 240, 251 integer arithmetic operations, 181, 198, 200, 209, 212, 217 integer SIMD operations, 173 logical operations, 213, 214, 215 memory operations, 231 read operations, 296, 315, 324 special addressing operations, 114, 151, 325, 327, 330, 333, 335, 341, 358 fef, *See* FPRS register, fef field FEXPAND instruction, 160 FEXPAND operation, 160 FHADDd instruction, **161**, **189** FHADDs instruction, **161** FHSUBd instruction, **162** FHSUBs instruction, **162** fill handler, 300 fill register window, 436 overflow/underflow, 36 RESTORE instruction, 64, 300, 439 RESTORED instruction, 89, 440 RETRY instruction, 440 selection of, 439 trap handling, 439, 440 trap vectors, 300 window state, 64 fill\_*n*\_normal exception, 301, 306, 436, **436** fill\_*n*\_other exception, 301, 306, **436** FiTOd instruction, **163** FiTOq instruction, **163**, 163, 223 FiTOs instruction, **163** fixed-point scaling, 181 FLCMPD instruction, 164 FLCMPS instruction, 164 floating point absolute value instructions, **149** add instructions, **150** compare instructions, 42, **157**, 157 condition code bits, 152 condition codes (fcc) fields of FSR register, 45, 152, 155,

157 data type, 23 deferred-trap queue (FQ), 299 divide instructions, **159** exception, **6** exception, encoding type, 44 FPRS register, 358 FSR condition codes, 42 lexicographic compares, 164 move instructions, **174** multiply instructions, **185** multiply-add *See also* FMA instructions multiply-add/subtract, 170, 186, 190 negate instructions, **188** operate (FPop) instructions, **6**, **21**, 44, 46, 90, 238 registers destination F, 365 FPRS, *See* FPRS register FSR, *See* FSR register programming, 41 rounding direction, 43 square root instructions, **218** subtract instructions, **222** trap types, **6** IEEE\_754\_exception, 44, **45**, 46, 48, 365, 366 invalid\_fp\_register, 222 unfinished\_FPop, 44, **45**, 48, 150, 159, 185, 218, 220, 222, 365 results after recovery, 45 unimplemented\_FPop, 48, 180, 366 traps deferred, 299 precise, 299 floating-point condition codes (fcc) fields of FSR register, 424 floating-point operate (FPop) instructions, 436 floating-point trap types IEEE\_754\_exception, 424, 436 floating-point unit (FPU), **7**, **17** FLUSH instruction, 167 memory ordering control, 257 FLUSH instruction memory/instruction synchronization, 166 FLUSH instruction, **166**, 394 data access, 6 immediacy of effect, 168 in multiprocessor system, 166 in self-modifying code, 167 latency, 479 flush instruction memory, *See* FLUSH instruction flush register windows instruction, **169** FLUSHW instruction, **169**, 438 effect, 21 management by window traps, 64, 439 spill exception, 89, 169, 440 FMA instructions fused, 170 FMADDd instruction, 170 FMADDs instruction, 170 FMEAN16 instruction, 172

FMOVcc instructions conditionally moving floating-point register contents, 51 conditions for copying floating-point register contents, 87 copying a register, 42 encoding of opf<84> bits, 464 encoding of opf\_cc instruction field, 465 encoding of rcond instruction field, 465 floating-point moves, **175** FPop instruction, 90 used to avoid branches, 178, 269 FMOVccd instruction, 464 FMOVccq instruction, 464 FMOVd instruction, **174**, 463, 464 FMOVDfcc instructions, 175 FMOVdGEZ instruction, **179** FMOVdGZ instruction, **179** FMOVDicc instructions, 175 FMOVdLEZ instruction, **179** FMOVdLZ instruction, **179** FMOVdNZ instruction, **179** FMOVdZ instruction, **179** FMOVq instruction, **174**, 174, 463, 464 FMOVQfcc instructions, 175, 177 FMOVqGEZ instruction, **179** FMOVqGZ instruction, **179** FMOVQicc instructions, 175, 177 FMOVqLEZ instruction, **179** FMOVqLZ instruction, **179** FMOVqNZ instruction, **179** FMOVqZ instruction, **179** FMOVr instructions, 90, 465 FMOVRq instructions, 180 FMOVRsGZ instruction, **179** FMOVRsLEZ instruction, **179** FMOVRsLZ instruction, **179** FMOVRsNZ instruction, **179** FMOVRsZ instruction, **179** FMOVs instruction, **174** FMOVScc instructions, 177 FMOVSfcc instructions, 175 FMOVsGEZ instruction, **179** FMOVSicc instructions, 175 FMOVSxcc instructions, 175 FMOVxcc instructions, 175, 177 FMSUBd instruction, 170 FMSUBs instruction, 170 FMUL8SUx16 instruction, 181, 183 FMUL8ULx16 instruction, 181, 183 FMUL8x16 instruction, 181 FMUL8x16AL instruction, 181, 182 FMUL8x16AU instruction, 181, 182 FMULd instruction, **185** FMULD8SUx16 instruction, 181, 184 FMULD8ULx16 instruction, 181, 184 FMULq instruction, **185**, 185 FMULs instruction, **185** FNADD instructions, fused, **186** FNADDd instruction, 186 FNADDs instruction, 186 FNAND instruction (now FNANDd), 215

FNANDd instruction, **215** FNANDS instruction, 215 FNEG instructions, **188** FNEGd instruction, **188**, 463, 464 FNEGq instruction, **188**, 188, 463, 464 FNEGs instruction, **188** FNHADDs instruction, **189** FNMADDd instruction, 170 FNMADDs instruction, 170 FNMSUBd instruction, 170 FNMSUBs instruction, 170 FNMUL instructions fused, **190** FNMULd instruction, 190 FNMULs instruction, 190 FNOR instruction (now FNORd), 215 FNORd instruction, **215** FNORS instruction, 215 FNOT1 instruction (now FNOT1d), 214 FNOT1d instruction, **214** FNOT1S instruction, 214 FNOT2 instruction (now FNOT2d), 214 FNOT2d instruction, **214** FNOT2S instruction, 214 FNsMULd instruction, 190 FONE instruction (now FONEd), 213 FONEd instruction, **213** FONES instruction, 213 FOR instruction (FORd), 215 FORd instruction, **215** formats, instruction, 76 FORNOT1 instruction (now FORNOT1d), 215 FORNOT1d instruction, **215** FORNOT1S instruction, 215 FORNOT2 instruction (now FORNOT2d), 215 FORNOT2d instruction, **215** FORNOT2S instruction, 215 FORS instruction, 215 fp\_disabled exception, **436** absolute value instructions, 149, 150, 222 add and halve instructions, 161, 162, 189 and GSR, 54 checksum instruction, 156 FPop instructions, 90 FPRS.fef disabled, 53 MOVfTOi instruction, 271 MOViTOf instruction, 272 pixel component distance, 285 PSTATE.pef not set, 53, 54, 482 with branch instructions, 153, 155 with compare instructions, 202, 204 with conversion instructions, 163, 219, 220, 223 with floating-point arithmetic instructions, 159, 171, 173, 185, 187, 191, 198, 200, 209, 217 with FMOV instructions, 174 with load instructions, 237, 241 with move instructions, 178, 180, 269 with negate instructions, 188 with store instructions, 325, 326, 327, 329, 330, 333, 335, 341, 358

fp\_exception exception, 46 fp\_exception\_ieee\_754 "invalid" exception, 219 fp\_exception\_ieee\_754 exception, **436** and tem bit of FSR, 43 cause encoded in FSR.ftt, 44 FSR.aexc, 46 FSR.cexc, 47 FSR.ftt, 46 generated by FCMP or FCMPE, 42 and IEEE 754 overflow/underflow conditions, 46, 47 trap handler, 366 when FSR.ns = 1, 368, 474 when FSR.tem  $= 0$ , 424 when FSR.tem  $=1, 424$ with floating-point add and halve instructions, 161, 162, 189 with floating-point arithmetic instructions, 150, 159, 171, 185, 187, 191, 222 fp\_exception\_other exception, 48, **436** cause encoded in FSR.ftt, 44 FSUBq instruction, 222 incorrect IEEE Std 754-1985 result, 90, 473 never generated by FLCMP instructions, 164 supervisor handling, 366 trap type of unfinished\_FPop, 45 when quad FPop unimplemented in hardware, 46 with floating-point arithmetic instructions, 159, 171, 185, 187, 191 FPACK instruction, 54 FPACK instructions, **192**–**195** FPACK16 instruction, 192, 193 FPACK16 operation, 193 FPACK32 instruction, 192, 194 FPACK32 operation, 194 FPACKFIX instruction, 192, 195 FPACKFIX operation, 195 FPADD16 instruction, 196 FPADD16S instruction, 196 FPADD32 instruction, 196 FPADD32S instruction, 196 FPADD64 instruction, 196 FPADDS16 instruction, 199 FPADDS16S instruction, 199 FPADDS32 instruction, 199 FPADDS32S instruction, 199 FPCMPEQ16 instruction, 202 FPCMPEQ32 instruction, 202 FPCMPEQ8 instruction, **201** FPCMPGT instruction, 201 FPCMPLE16 instruction, 201 FPCMPLE32 instruction, 201 FPCMPNE16 instruction, 202 FPCMPNE32 instruction, 202 FPCMPNE8 instruction, **201** FPCMPUEQ8 instruction, **203** FPCMPUGT8 instruction, **203** FPCMPULE8 instruction, **203** FPCMPUNE8 instruction, **203** FPMERGE instruction, 206 FPop, **7**

FPop, *See* floating-point operate (FPop) instructions FPRS register *See also* floating-point registers state (FPRS) register FPRS register, **53** ASR summary, 49 definition, 7 fef field, 90, 423 RDFPRS instruction, 296 FPRS register fields dl (dirty lower fp registers), **54** du (dirty upper fp registers, **53** fef, **53** fef, *See also* fef field of FPRS register FPSUB16 instruction, 207 FPSUB16s instruction, 207 FPSUB32 instruction, 207 FPSUB32s instruction, 207 FPSUB64 instruction, 207 FPSUBS16 instruction, **210** FPSUBS16S instruction, **210** FPSUBS32 instruction, **210** FPSUBS32S instruction, **210** FPU, **6**, **7** FqTOd instruction, **220**, 220 FqTOi instruction, **219**, 219, 367 FqTOs instruction, **220**, 220 FqTOx instruction, **219**, 219, 463, 464 *freg*, **486** FsMULd instruction, **185** FSQRTd instruction, **218** FSQRTq instruction, **218**, 218 FSQRTs instruction, **218** FSR (floating-point state) register fields aexc (accrued exception), 44, 45, **46**, 46, 365 aexc (accrued exceptions), 171, 186, 190 in user-mode trap handler, 366 -- dza (division by zero) bit of aexc, 48 -- nxa (rounding) bit of aexc, 48 cexc (current exception), 43, 44, 45, **46**, 46, 47, 365, 436 cexc (current exceptions), 171, 186, 190 in user-mode trap handler, 366 -- dzc (division by zero) bit of cexc, 48 -- nxc (rounding) bit of cexc, 48 fcc (condition codes), **42**, 45, 366, 486 fcc*n*, **42** ftt (floating-point trap type), 42, **44**, 46, 90, 251, 330, 341, 436 in user-mode trap handler, 366 modified by LDXEFSR instruction, 42 not modified by LDFSR/LDXFSR instructions, 42 ns (nonstandard mode), 42, 238, 251 qne (queue not empty), 42, 238, 251 in user-mode trap handler, 366 rd (rounding), **43** tem (trap enable mask), **43**, 46, 47, 171, 186, 190, 367, 436 ver, **43** ver (version), 42, 251 FSR (floating-point state) register, **42** after floating-point trap, 365

compliance with IEEE Std 754-1985, 48 LDFSR instruction, 238 reading/writing, 42 values in ftt field, 44 writing to memory, 330, 341 FSRC1 instruction (now FSRC1d), 214 FSRC1d instruction, **214** FSRC1S instruction, 214 FSRC2 instruction (now FSRC2d), 214 FSRC2d instruction, **214** FSRC2S instruction, 214 FsTOd instruction, **220** FsTOi instruction, **219**, 367 FsTOq instruction, **220**, 220 FsTOx instruction, **219**, 463, 464 FSUBd instruction, **222** FSUBq instruction, **222**, 222 FSUBs instruction, **222** functional choice, implementation-dependent, 472 fused FMA instructions, 170 fused FNADD instructions, **186** fused FNMUL instructions, **190** FXNOR instruction (now FXNORd), 215 FXNORd instruction, **215** FXNORS instruction, 215 FXOR instruction (now FXORd), 215 FXORd instruction, **215** FXORS instruction, 215 FxTOd instruction, **223**, 464 FxTOq instruction, **223**, 464 FxTOs instruction, **223**, 464 FZERO instruction (now FZEROd), 213 FZEROd instruction, **213** FZEROS instruction, 213

## **G**

general status register, *See* GSR (general status) register generating constants, 312 GL register, **73** access, 73 during trap processing, 432 function, 73 reading with RDPR instruction, 298, 360 relationship to TL, 73 restored during RETRY, 144, 303 SPARC V9 compatibility, 71 and TSTATE register, 66 value restored from TSTATE[TL], 74 writing to, 73 global level register, *See* GL register *global* registers, 14, 17, 32, **33**, 33, 473 graphics status register, *See* GSR (general status) register GSR (general status) register fields align, **54** im (interval mode) field, **54** irnd (rounding), **54** mask, **54** scale, **54**

GSR (general status) register ASR summary, 49 mask values with CMASK instructions, 136

## **H**

halfword, **7** alignment, 18, **77**, 383 data format, **23** hardware dependency, **472** traps, 425 hardware trap stack, 21 htrap\_instruction exception, 350, **436** hyperprivileged, **7**

## **I**

i (integer) instruction field arithmetic instructions, 278, 281, 310, 318, 353, 355 floating point load instructions, 233, 235, 238, 251 flush memory instruction, 166 flush register instruction, 169 jump-and-link instruction, 226 load instructions, 227, 242, 243, 244, 246 logical operation instructions, 115, 281, 363 move instructions, 268, 270 POPC, 286 PREFETCH, 288 RETURN, 305  $I/O$ access, 382 memory, 381 memory-mapped, 382 IAE\_privilege\_violation exception, **436** and TTE.p, 452 IAE\_unauth\_access exception, 452 IEEE 754, **7** IEEE Std 754-1985, 7, 13, 43, 45, 47, 48, 90, 365, 473 IEEE\_754\_exception floating-point trap type, **7**, 44, **45**, 46, 48, 365, 366, 424, 436 IEEE-754 exception, **7** IER register (SPARC V8), 358 illegal\_instruction exception, 132, 169, **436** attempt to write in nonprivileged mode, 57 DONE/RETRY, 145, 304, 305 ILLTRAP, 224 not implemented in hardware, 106 POPC, 287 PREFETCH, 294 RETURN, 306 with BPr instruction, 125 with branch instructions, 124, 126 with CASA and CASXA instructions, 131, 281 with CBcond instructions, 135 with DONE instruction, 145 with FMOV instructions, 174 with FMOVcc instructions, 178 with FMOVR instructions, 180 with load instructions, 38, 232, 234, 244, 247, 252, 411

with move instructions, 269, 270, 271, 272 with read hyperprivileged register instructions, 298 with read instructions, 296, 298, 361, 475 with store instructions, 237, 326, 330, 337, 338, 339, 340, 341 with Tcc instructions, 350 with TPC register, 65 with TSTATE register, 66 with write instructions, 358, 361 write to ASR 5, 53 write to STICK register, 57 write to TICK register, 52 ILLTRAP instruction, **224**, 436 imm\_asi instruction field explicit ASI, providing, 81 floating point load instructions, 235 load instructions, 243, 244, 246 PREFETCH, 288 immediate CTI, 75 I-MMU and instruction prefetching, 383 IMMU context register usage, 455 IMPDEP1 instructions, 90 IMPDEP2 instructions, 90 IMPDEP2A instructions, 476 IMPDEP2B instructions, 90 implementation, **7** implementation dependency, **471** implementation dependent, **7** implementation note, **3**, **4** implementation-dependent functional choice, 472 implicit ASI, **7**, **81**, 398 implicit ASI memory access LDFSR, 238 LDSTUB, 242 load fp instructions, 233, 251 load integer doubleword instructions, 244 load integer instructions, 227 STD, 337 STFSR, 330 store floating-point instructions, 325, 341 store integer instructions, 319 SWAP, 343 implicit byte order, 69 *in* registers, 33, 35, 307 inccc synthetic instructions, 492 inexact accrued (nxa) bit of aexc field of FSR register, 366 inexact current (nxc) bit of cexc field of FSR register, 366 inexact mask (nxm) field of FSR.tem, **47** inexact quotient, 310, 353 infinity, 367 initiated, **7** input/output (I/O) locations access by nonprivileged code, 473 behavior, 382 contents and addresses, 473 identifying, 478 order, 382 semantics, 479

value semantics, 382 instruction fields, **7** *See also* individual instruction fields definition, 7 instruction group, **7** instruction MMU, *See* I-MMU instruction prefetch buffer, invalidation, 167 instruction set architecture (ISA), 7, **7**, 14 instruction\_access\_exception exception (SPARC V9), **437** instruction\_VA\_watchpoint exception, **437** instructions 32-bit wide, 13 alignment, **77** alignment, 18, 114, 383 arithmetic, integer addition, 107, 108, 346 division, 20, 278, 310, 353 multiplication, 20, 278, 318, 355 subtraction, 342, 351 tagged, 20 array addressing, 117 atomic CASA/CASXA, 131 load twin extended word from alternate space, 249 load-store, 77, 131, 133, 242, 243, 343, 344 load-store unsigned byte, 242, 243 successful loads, 227, 228, 245, 247 successful stores, 319, 320 branch branch if contents of integer register match condition, **125** branch on floating-point condition codes, **152**, **154** branch on integer condition codes, **120**, **123** cache, 388 causing illegal instruction, 224 compare and swap, **131**, **133** comparison, 83, 342 conditional move, 21 control-transfer (CTIs), 20, 144, 303 conversion convert between floating-point formats, **220** convert floating-point to integer, **219** convert integer to floating-point, **163**, **223** floating-point to integer, 367 count of number of bits, 286 crypto AES, 109 Camellia, 128 DES, 140 MD5 hash operation, 255 MONTMUL, 259 MONTSQR, 263 MPMUL, 273 SHA1, SHA256, SHA512 hash operations, 313 edge handling, 147 fetches, 77 floating point compare, 42, 157 floating-point add, **150** floating-point divide, **159**

floating-point load, 77, 233 floating-point load from alternate space, 235 floating-point load state register, 233, 251 floating-point move, 174, **175**, 179 floating-point operate (FPop), 21, 238 floating-point square root, **218** floating-point store, 77, 325 floating-point store to alternate space, 327 floating-point subtract, **222** operate (FPop), 44, 46 short floating-point load, 240 short floating-point store, 335 status of floating-point load, 238 flush instruction memory, **166** flush register windows, **169** formats, **76** integer multiply-add, 205 jump and link, 20, **226** loads block load, 230 floating point, *See* instructions: floating point integer, 77 simultaneously addressing doublewords, 343 unsigned byte, 131, **242** unsigned byte to alternate space, 243 logical operations 64-bit/32-bit, 214, 215 AND, **115** logical 1-operand ops on F registers, 213 logical 2-operand ops on F registers, 214 logical 3-operand ops on F registers, 215 logical XOR, 363 OR, **281** memory, 394 moves floating point, *See* instructions: floating point move integer register, **267**, **270** on condition, 14 MOVxTOd, **271**, **272** ordering MEMBAR, 83 PAUSE, **283** permuting bytes specified by GSR.mask, 122 pixel component distance, **284**, 284, 285, **285** pixel formatting (PACK), 192 prefetch data, **288** read privileged register, **298** read state register, 20, **295** register window management, 21 reordering, 386 reserved, 91 *reserved* fields, 105 RETRY and restartable deferred traps, 421 RETURN vs. RESTORE, 305 sequencing MEMBAR, 83 set high bits of low word, 312 set interval arithmetic mode, 315 setting GSR.mask field, 122 shift, 19 shift, **316**

shift count, 316 SIMD, **10** simultaneous addressing of doublewords, 344 stores block store, 322 floating point, *See* instructions: floating point integer, 77, 319 integer (except doubleword), 319 integer into alternate space, 320 partial, 332 unsigned byte, 131 unsigned byte to alternate space, 243 unsigned bytes, 242 swap R register, **343**, **344** synthetic (for assembly language programmers), 490–492 tagged addition, 346 test-and-set, 392 timing, 106 trap on integer condition codes, **348** write privileged register, **360** write state register, 358 XMULX, **362** XMULXHI, **362** integer unit (IU) condition codes, 51 definition, **7** description, 16 interrupt enable (ie) field of PSTATE register, 422, 423 level, 72 request, **7**, 21, 417 interrupt\_level\_14 exception, 55, 437 and SOFTINT.int\_level, 55 interrupt\_level\_15 exception and SOFTINT.int\_level, 55 interrupt\_level\_*n* exception, 422, **437** and SOFTINT register, 55 and SOFTINT.int\_level, 55 inter-strand operation, **7** intra-strand operation, **7** invalid accrued (nva) bit of aexc field of FSR register, **48** invalid ASI and DAE\_invalid\_asi, 435 invalid current (nvc) bit of cexc field of FSR register, **48**, 367 invalid mask (nvm) field of FSR.tem, **47**, 367 invalid\_exception exception, 219 invalid\_fp\_register floating-point trap type, 180, 188, 222 INVALW instruction, **225** iprefetch synthetic instruction, 491 ISA, **7** ISA, *See* instruction set architecture issue unit, 386, **386** issued, **8** italic font, in assembly language syntax, 485 IU, **8** ixc synthetic instructions, 492

## **J**

jmp synthetic instruction, 490

JMPL instruction, **226** computing target address, 20 does not change CWP, 35 mem\_address\_not\_aligned exception, 437 reexecuting trapped instruction, 305 jump and link, *See* JMPL instruction

#### **L**

LD instruction (SPARC V8), 227 LDBLOCKF instruction, **230**, 410 LDBLOCKF instruction, DAE\_nc\_page exception, 435 LDD instruction (SPARC V8 and V9), 244 LDDA instruction, 410 LDDA instruction (SPARC V8 and V9), 247 LDDF instruction, 77, **233**, 437 LDDF\_mem\_address\_not\_aligned exception, 233, **437** address not doubleword aligned, 477 address not quadword aligned, 478 LDDF/LDDFA instruction, 77 load instruction with partial store ASI and misaligned address, 237 with load instructions, 235, 411 with store instructions, 411 LDDF\_mem\_not\_aligned exception, 41 LDDFA instruction, **235**, 334 alignment, 77 ASIs for fp load operations, 411 behavior with block store with Commit ASIs, 236 behavior with partial store ASIs, 234–??, 237, 237–??, 251– ??, 411–?? causing LDDF\_mem\_address\_not\_aligned exception, 77, 437 for block load operations, 410 used with ASIs, 410 LDF instruction, 41, **233** LDFA instruction, 41, **235** LDFSR instruction, 42, 44, **238**, 437 LDQF instruction, **233**, 438 LDQF\_mem\_address\_not\_aligned exception, 233, **438** address not quadword aligned, 478 LDQF/LDQFA instruction, 78 LDQF\_mem\_not\_aligned exception, 41 LDQFA instruction, **235** LDSB instruction, **227** LDSBA instruction, **228** LDSH instruction, **227** LDSHA instruction, **228** LDSHORTF instruction, 240 LDSTUB instruction, 77, **242**, 243, 392, 393 and DAE\_nc\_page exception, 435 hardware primitives for mutual exclusion of LDSTUB, 392 LDSTUBA instruction, 242, **243** alternate space addressing, 18 and DAE\_nc\_page exception, 435 hardware primitives for mutual exclusion of LDSTUBA, 392 LDSW instruction, **227** LDSWA instruction, **228**

LDTW instruction, 38, 77 LDTW instruction (deprecated), **244** LDTWA instruction, 38, 77 LDTWA instruction (deprecated), **246** LDTX instruction, 408 LDTX instruction, DAE\_nc\_page exception, 435 LDTXA instruction, 78, 80, **249**, 409 access alignment, 77 access size, 77 LDUB instruction, **227** LDUBA instruction, **228** LDUH instruction, **227** LDUHA instruction, **228** LDUW instruction, **227** LDUWA instruction, **228** LDX instruction, **227** LDXA instruction, **228**, 247, 390 LDXEFSR instruction, 42, 44, 46, 77, **251** LDXFSR instruction, 42, 44, 238, **251**, **309**, 437 leading zero count (LZCNT) instruction, 253 leading zero count instruction, 253 leaf procedure modifying windowed registers, 89 little-endian byte order, **8**, 18, 69 load block, *See* block load instructions floating-point from alternate space instructions, **235** floating-point instructions, **233**, 238 floating-point state register instructions, **233**, **251** from alternate space, 19, 51, 81 instructions, **8** instructions accessing memory, 77 nonfaulting, 386 short floating-point, *See* short floating-point load instructions load short floating-point instructions, 240 LoadLoad MEMBAR relationship, 256 LoadLoad MEMBAR relationship, 393 LoadLoad predefined constant, 489 loads nonfaulting, 395 load-store alignment, 18, **77**, 383 load-store instructions compare and swap, **131**, **133** definition, **8** load-store unsigned byte, 131, **242**, 343, 344 load-store unsigned byte to alternate space, **243** memory access, 17 swap R register with alternate space memory, **344** swap R register with memory, 131, **343** LoadStore MEMBAR relationship, 256, 393 LoadStore predefined constant, 489 *local* registers, 33, 35, 300 logical XOR instructions, **363** Lookaside predefined constant, 489 LSTPARTIALF instruction, 411 LZCNT instruction, 253

#### **M**

MAXPGL, 17, 32, 33, **72**, **73**, 73, 482 MAXPTL and MAXPGL, 73 instances of TNPC register, 65 instances of TPC register, 65 instances of TSTATE register, 66 instances of TT register, 67 may (keyword), **8** mem\_address\_not\_aligned exception, 132, **437** generated by virtual processor, 237 JMPL instruction, 226 LDTXA, 409, 410 load instruction with partial store ASI and misaligned address, 237 RETURN, 305, 306 with CASA instruction, 132 with load instructions, 77–78, 227, 228, 233, 235, 237, 238, 240, 241, 244, 245, 247, 248, 251, 341, 410, 411 with store instructions, 77–78, 237, 319, 320, 321, 325, 327, 329, 330, 333, 335, 338, 340, 410, 411 with swap instructions (deprecated), 343, 345 MEMBAR #Sync semantics, 258 instruction atomic operation ordering, 393 FLUSH instruction, 166, 394 functions, **256**, **392**–**394** memory ordering, 257 memory synchronization, 83 side-effect accesses, 383 STBAR instruction, 257 mask encodings #LoadLoad, 256, 393 #LoadStore, 256, 393 #Lookaside, 394 #Lookaside (deprecated), 257 #MemIssue, 257, 394 #StoreLoad, 256, 393 #StoreStore, 256, 393 #Sync, 257, 394 predefined constants #LoadLoad, 489 #LoadStore, 489 #Lookaside (deprecated), 489 #MemIssue, 489 #StoreLoad, 489 #StoreStore, 489 #Sync, 489 MEMBAR #Lookaside, 390 #StoreLoad, 390 *membar\_mask*, **489** MemIssue predefined constant, 489 memory access instructions, 17, 77 alignment, 383 atomic operations, 392 atomicity, 479

cached, 381 coherence, 383, 479 coherency unit, 384 data, 394 instruction, 394 location, 381 models, **381** ordering unit, 384 real, 382 reference instructions, data flow order constraints, 387 synchronization, 257 virtual address, 381 virtual address 0, 395 Memory Management Unit definition, **8** Memory Management Unit, *See* MMU memory model mode control, 389 partial store order (PSO), **389** relaxed memory order (RMO), 258, **389** sequential consistency, **389** strong, 389 total store order (TSO), 258, **389**, **390** weak, 389 memory model (mm) field of PSTATE register, **69** memory order pending transactions, 388 program order, 386 memory\_model (mm) field of PSTATE register, 389 memory-mapped I/O, 382 metrics for architectural performance, 414 for implementation performance, 414 *See also* performance monitoring hardware microcore, **8** MMU accessing registers, 456 contexts, **448** definition, **8** page sizes, 445 SPARC V9 compliance, 456 mode nonprivileged, 15 privileged, 16, 65, 385 MONTMUL instruction, **259** MONTSQR instruction, **263** motion estimation, 284, 285 MOVA instruction, 267 MOVCC instruction, 267 MOVcc instructions, **267** conditionally moving integer register contents, 51 conditions for copying integer register contents, 87 copying a register, 42 encoding of cond field, 465 encoding of opf\_cc instruction field, 465 used to avoid branches, 178, 269 MOVCS instruction, 267 move conditionally by BSHUFFLE instruction, 137 move floating-point register if condition is true, **175** move floating-point register if contents of integer register

satisfy condition, **179** MOVE instruction, 267 move integer register if condition is satisfied instructions, **267** move integer register if contents of integer register satisfies condition instructions, **270** move on condition instructions, 14 MOVFA instruction, 268 MOVFE instruction, 268 MOVFG instruction, 268 MOVFGE instruction, 268 MOVFL instruction, 268 MOVFLE instruction, 268 MOVFLG instruction, 268 MOVFN instruction, 268 MOVFNE instruction, 268 MOVFO instruction, 268 MOVFU instruction, 268 MOVFUE instruction, 268 MOVFUG instruction, 268 MOVFUGE instruction, 268 MOVFUL instruction, 268 MOVFULE instruction, 268 MOVG instruction, 267 MOVGE instruction, 267 MOVGU instruction, 267 MOVL instruction, 267 MOVLE instruction, 267 MOVLEU instruction, 267 MOVN instruction, 267 mov*n* synthetic instructions, 492 MOVNE instruction, 267 MOVNEG instruction, 267 MOVPOS instruction, 267 MOVr instructions, 88, **270**, 465 MOVRGEZ instruction, **270** MOVRGZ instruction, **270** MOVRLEZ instruction, **270** MOVRLZ instruction, **270** MOVRNZ instruction, **270** MOVRZ instruction, **270** MOVVC instruction, 267 MOVVS instruction, 267 MOVxTOd instruction, **271**, **272** MPMUL instruction, **273** multiple unsigned condition codes, emulating, 88 multiplication, very large numbers, 356 multiply instructions, 278, **318**, **355** multiply-add instructions (fused), 170 multiply-add, *See* FMA instructions multiply-subtract instructions (fused), 170 multiply-subtract, *See* FMA instructions multiprocessor synchronization instructions, 131, 343, 344 multiprocessor system, **8**, 166, 292, 343, 344, 388, 479 MULX instruction, **278** must (keyword), **8**

#### **N**

N superscript on instruction name, **94**

N\_REG\_WINDOWS, **9** integer unit registers, 17, 473 RESTORE instruction, 300 SAVE instruction, 307 value of, 32, 61 NaN (not-a-number) conversion to integer, 367 converting floating-point to integer, 219 signalling, 42, 157, 220 neg synthetic instructions, 492 negative add instructions (fused), **186**, **190** negative infinity, 367 negative multiply-add instructions (fused), 170 negative multiply-subtract instructions (fused), 170 nested traps, 14 next program counter register, *See* NPC register NFO, **8** noncacheable accesses, 382 nonfaulting load, **8**, 386 nonfaulting loads behavior, 395 use by optimizer, 395 non-faulting-only page illegal access to, 435 non-faulting-only page, illegal access to and TTE.nfo, 450 nonleaf routine, 226 nonprivileged, **8** mode, 5, **8**, 15, 16, 44 software, 53 nonresumable\_error exception, **437** nonstandard floating-point, *See* floating-point status register (FSR) NS field nontranslating ASI, **8**, 247, 340, **398** nonvirtual memory, 293 NOP instruction, 120, 152, 155, **279**, 289, 349 normal traps, 425 NORMALW instruction, **280** not synthetic instructions, 492 note architectural direction, **4** compatibility, **4** general, **3** implementation, **3** programming, **3** NPC (next program counter) register, **53** and PSTATE.tct, 68 control flow alteration, 11 definition, **8** DONE instruction, 144 instruction execution, 75 relation to TNPC register, 65 RETURN instruction, 303 saving after trap, 21 nucleus context, 168 Nucleus Context register, 458 nucleus software, **9** NUMA, **9** nvm (invalid mask) field of FSR.tem, **47**, 367

NWIN, *See* N\_REG\_WINDOWS nxm (inexact mask) field of FSR.tem, **47**

## **O**

octlet, **9** odd parity, **9** ofm (overflow mask) field of FSR.tem, **47** op3 instruction field, 131 arithmetic instructions, 107, 124, 125, 278, 310, 318, 353, 355 floating point load instructions, 233, 235, 238, 251 flush instructions, 166, 169 jump-and-link instruction, 226 load instructions, 227, 242, 243, 244, 246 logical operation instructions, 115, 281, 363 PREFETCH, 288 RETURN, 305 opcode definition, **9** opf instruction field floating point arithmetic instructions, 150, 159, 185, 218 floating point compare instructions, 157 floating point conversion instructions, 219, 220, 223 floating point instructions, 149 floating point integer conversion, 163 floating point move instructions, 174 floating point negate instructions, 188 opf\_cc instruction field floating point move instructions, 175 move instructions, 465 opf\_low instruction field, 175 optional, **9** OR instruction, **281** ORcc instruction, **281** ordering MEMBAR instructions, 83 ordering unit, memory, 384 ORN instruction, **281** ORNcc instruction, **281** OTHERW instruction, **282** OTHERWIN (other windows) register, **63** FLUSHW instruction, 169 keeping consistent state, 64 modified by OTHERW instruction, 282 partitioned, 64 range of values, 61, 479 rd designation for WRPR instruction, 360 rs1 designation for RDPR instruction, 298 SAVE instruction, 307 zeroed by INVALW instruction, 225 zeroed by NORMALW instruction, 280 OTHERWIN register trap vectors fill/spill traps, 439 handling spill/fill traps, 439 selecting spill/fill vectors, 439 *out* register #7, 37 *out* registers, 33, 35, 307 overflow bits (v) in condition fields of CCR, **83**

accrued (ofa) in aexc field of FSR register, **48** current (ofc) in cexc field of FSR register, **48** causing spill trap, 439 tagged add/subtract instructions, 83 overflow mask (ofm) field of FSR.tem, **47**

#### **P**

p (predict) instruction field of branch instructions, 123, 125, 155 P superscript on instruction name, **94** packed-to-planar conversion, 206 packing instructions, *See* FPACK instructions page fault, 293 page table entry (PTE), *See* translation table entry (TTE) parity, even, **6** parity, odd, **9** partial store instructions, 332, 411 partial store order (PSO) memory model, **389**, 389 partitioned addition with saturation, 199 additions, 196, 207 shift instructions, 216 subtraction with saturation, 210 subtracts, 207 PASI superscript on instruction name, **94** PASR superscript on instruction name, **94** PAUSE instruction, **283** PAUSE register, **60** PC (program counter) register, **9**, 49, **53** after instruction execution, 75 and PSTATE.tct, 68 CALL instruction, 127 changed by NOP instruction, 279 copied by JMPL instruction, 226 saving after trap, 21 set by DONE instruction, 144 set by RETRY instruction, 303 Trap Program Counter register, 65 Pdis superscript on instruction or register name, **94** PDIST instruction, **284** PDISTN instruction, **285** pef field of PSTATE register and access to GSR, 54 and fp\_disabled exception, 436 and FPop instructions, 90 branch operations, 153, 155 byte permutation, 122 comparison operations, 158, 165, 202, 204 component distance, 271, 272, 284, 285 data formatting operations, 160, 192, 206 data movement operations, 269 enabling FPU, 53 FCHKSM16 instruction, 156 floating-point operations, 137, 149, 150, 159, 163, 171, 174, 177, 180, 185, 186, 188, 190, 218, 219, 220, 222, 223, 233, 235, 238, 240, 251 integer arithmetic operations, 181, 198, 200, 206, 207, 209, 212, 217 integer SIMD operations, 173

logical operations, 213, 214, 215 memory operations, 231 read operations, 296, 315, 324 special addressing operations, 114, 151, 325, 327, 330, 333, 335, 341, 358 trap control, 423 pef, *See* PSTATE, pef field performance monitoring hardware accuracy requirements, 414 classes of data reported, 414 counters and controls, 415 high-level requirements, 413 kinds of user needs, 413 *See also* instruction sampling physical processor, **9** PIL (processor interrupt level) register, **72** interrupt conditioning, 422 interrupt request level, 424 interrupt\_level\_*n*, 437 specification of register to read, 298 specification of register to write, 360 trap processing control, 423 pipeline, **9** pipeline draining of CPU, 65 pipeline draining of virtual processor, 61 pixel instructions compare, 201, 203 component distance, **284**, 284 formatting, 192 planar-to-packed conversion, 206 POPC instruction, **286** positive infinity, 367 precise floating-point traps, 299 precise trap, **420** conditions for, 420 software actions, 420 vs. disrupting trap, 421 predefined constants LoadLoad, 489 lookaside (deprecated), 489 MemIssue, 489 StoreLoad, 489 StoreStore, 489 Sync, 489 predict bit, 125 prefetch for one read, 292 for one write, 292 for several reads, 292 for several writes, 292 page, 293 to nearest unified cache, **293** prefetch data instruction, **288** PREFETCH instruction, 77, **288**, 476 *prefetch\_fcn*, **489** PREFETCHA instruction, **288**, 476 and invalid ASI or VA, 435 prefetchable, **9** Primary Context ID 0, 457 Primary Context ID 1, 457

Primary Context register, 458 priority of traps, 423, 432 priveleged\_action exception read from TICK register when access disabled, 52 privilege violation, and DAE\_privilege\_violation exception, 435 privileged, **9** mode, 16, 65 registers, **65** software, 15, 36, 44, 70, 82, 169, 425, 476 privileged (priv) field of PSTATE register, **71**, 132, 145, 228, 231, 235, 236, 243, 247, 320, 324, 328, 339, 344, 385, 437, 438 privileged mode, **9** privileged\_action exception, 132, **437** accessing restricted ASIs, 385 read from TICK register when access disabled, 52, 296 restricted ASI access attempt, 82, 397 TICK register access attempt, 51 with CASA instruction, 132 with load alternate instructions, 228, 231, 236, 243, 247, 320, 324, 328, 339, 344 with load instructions, 235 with RDasr instructions, 297 with read instructions, 297 with store instructions, 329 with swap instructions, 345 privileged\_opcode exception, 52, **438** DONE instruction, 145 RETRY instruction, 304 SAVED instruction, 309 with DONE instruction, 145, 298, 303, 361 with write instructions, 361 WRPR in nonprivileged mode, 52 processor, **9** execute unit, 386 issue unit, 386, **386** privilege-mode transition diagram, 419 reorder unit, 386 self-consistency, **386** processor cluster, *See* processor module processor consistency, 388, 391 processor interrupt level register, *See* PIL register processor self-consistency, 386, 390 processor state register, *See* PSTATE register processor states execute\_state, 432 program counter register, *See* PC register program counters, saving, 417 program order, **386**, 386, 387 programming note, **3** PSO, *See* partial store order (PSO) memory model PSR register (SPARC V8), 358 PSTATE register entering privileged execution mode, 417 restored by RETRY instruction, 144, 303 saved after trap, 417 saving after trap, 21 specification for RDPR instruction, 298 specification for WRPR instruction, 360 and TSTATE register, 66

PSTATE register fields ag unimplemented, 71 am CALL instruction, 127 description, **70** masked/unmasked address, 144, 226, 303, 305 cle and implicit ASIs, 81 and PSTATE.tle, 69 description, **69** ie description, 71 enabling disrupting traps, 422 interrupt conditioning, 422 masking disrupting trap, 426 mm description, **69** implementation dependencies, 69, 389, 478 reserved values, 69 pef and FPRS.fef, 70 description, **70** *See also* pef field of PSTATE register priv access to register-window PR state registers, 65 accessing restricted ASIs, 385 description, **71** determining mode, 8, 9, 452 tct branch instructions, 121, 124, 125, 135, 153, 155 CALL instruction, 127 description, **68** DONE instruction, 145 JMPL instruction, 226 RETRY instruction, 303, 349 RETURN instruction, 305 tle description, **69** PTE (page table entry), *See* translation table entry (TTE)

## **Q**

quadword, **9** alignment, 18, 77, 383 data format, **23** quiet NaN (not-a-number), 42, 157

## **R**

R register, **9** #15, 37 special-purpose, 37 alignment, 244, 247 rational quotient, 353 R-A-W, *See* read-after-write memory hazard rcond instruction field branch instructions, 125 encoding of, 465 move instructions, 270

rd (rounding), **10** rd instruction field, 131 arithmetic instructions, 107, 124, 125, 278, 310, 318, 353, 355 floating point arithmetic, 150 floating point arithmetic instructions, 159, 185, 218 floating point conversion instructions, 219, 220, 223 floating point integer conversion, 163 floating point load instructions, 233, 235, 238, 251 floating point move instructions, 174, 175 floating point negate instructions, 188 floating-point instructions, 149 jump-and-link instruction, 226 load instructions, 227, 242, 243, 244, 246 logical operation instructions, 115, 281, 363 move instructions, 268, 270 POPC, 286 RDASI instruction, **49**, 51, **295** RDasr instruction, **295** accessing I/O registers, 19 implementation dependencies, 296, 475 reading ASRs, 48 RDCCR instruction, 49, 50, **295** RDCFR instruction, 49, **295** RDFPRS instruction, 49, 53, **295** RDGSR instruction, 49, 54, **295** RDPC instruction, 49, **295** reading PC register, 53 RDPR instruction, 49, **298** accessing GL register, 73 accessing non-register-window PR state registers, 65 accessing register-window PR state registers, 61 and register-window PR state registers, 61 effect on TNPC register, 66 effect on TPC register, 65 effect on TSTATE register, 67 effect on TT register, 67 reading privileged registers, 65 reading PSTATE register, 68 reading the TICK register, 52 registers read, 298 RDSOFTINT instruction, 49, 55, **295** RDSTICK instruction, 49, 57, **295**, 296 RDSTICK\_CMPR instruction, 49, **295** RDTICK instruction, 49, 52, **295**, 296 RDY instruction, 50, 296 read ancillary state register (RDasr) instructions, **295** read state register instructions, 20 read-after-write memory hazard, 387 real address, **10** real ASI, **398** real memory, 381, 382 reference MMU, 485 *reg*, **485** *reg\_or\_imm*, **489** *reg\_plus\_imm*, **488** *regaddr*, **489** register reference instructions, data flow order constraints, 387 register window, **33**, **34**

register window management instructions, 21 register windows clean, 63, 64, 88, 434, 439, 440 fill, 36, 64, 88, 89, 300, 436, 439, 440 management of, 15 overlapping, 35–37 spill, 36, 64, 88, 89, 307, 438, 439, 440 registers *See also* individual register (common) names accessing MMU registers, 456 address space identifier (ASI), 385 ASI (address space identifier), **51** CFR, **59** CFR(compatibility feature register), **435** chip-level multithreading, *See* CMT clean windows (CLEANWIN), **62** clock-tick (TICK), 437 current window pointer (CWP), **61** F (floating point), 365, 424 floating-point, 17 programming, 41 floating-point registers state (FPRS), **53** floating-point state (FSR), **42** general status (GSR), **54** *global*, 14, 17, 32, **33**, 33, 473 global level (GL), **73** IER (SPARC V8), 358 *in*, 33, 35, 307 *local*, 33, 35 next program counter (NPC) and PSTATE.tct, 68 next program counter (NPC), **53** other windows (OTHERWIN), **63** *out*, 33, 35, 307 *out* #7, 37 PAUSE, **60** processor interrupt level (PIL) and SOFTINT, 55 processor interrupt level (PIL), **72** program counter (PC) and PSTATE.tct, 68 program counter (PC), **53** PSR (SPARC V8), 358 R register #15, 37 renaming mechanism, 387 restorable windows (CANRESTORE), **62**, 63 savable windows (CANSAVE), **62** scratchpad privileged, **411** SOFTINT, 49 SOFTINT\_CLR pseudo-register, 49, **56** SOFTINT\_SET pseudo-register, 49, **55 STICK** and STICK\_CMPR, 57 STICK\_CMPR ASR summary, 49 int\_dis field, 55, **58** stick\_cmpr field, **58** and system software trapping, 57 STICK\_CMPR, 57

TBR (SPARC V8), 358 TICK, **52** trap base address (TBA), **67** trap base address, *See* registers: TBA trap level (TL), **71** trap level, *See* registers: TL trap next program counter (TNPC), **65** trap next program counter, *See* registers: TNPC trap program counter (TPC), **65** trap program counter, *See* registers: TPC trap state (TSTATE), **66** trap state, *See* registers: TSTATE trap type (TT), **67**, **425** trap type, *See* registers: TT VA\_WATCHPOINT, 437, 438 visible to software in privileged mode, 65–74 WIM (SPARC V8), 358 window state (WSTATE), **63** window state, *See* registers: WSTATE Y (32-bit multiply/divide), **50** relaxed memory order (RMO) memory model, 258, **389** renaming mechanism, register, 387 reorder unit, 386 reordering instruction, 386 reserved, **10** fields in instructions, 105 register field, 32 reset reset trap, 421 restartable deferred trap, **420** restorable windows register, *See* CANRESTORE register RESTORE instruction, 35, **300**–**301** actions, 88 and current window, 37 decrementing CWP register, 35 fill trap, 436, 439 followed by SAVE instruction, 36 managing register windows, 21 operation, 300 performance trade-off, 300, 307 and restorable windows (CANRESTORE) register, 62 restoring register window, 300 role in register state partitioning, 64 restore synthetic instruction, 491 RESTORED instruction, 89, **302** creating inconsistent window state, 302 fill handler, 300 fill trap handler, 89, 440 register window management, 21 restricted, **10** restricted address space identifier, 82 restricted ASI, 385, 397 resumable\_error exception, **438** ret/ret1 synthetic instructions, 491 RETRY instruction, **303** and restartable deferred traps, 421 effect on TNPC register, 66 effect on TPC register, 65 effect on TSTATE register, 67 generating illegal\_instruction exception, 437

modifying CCR.xcc, 51 reexecuting trapped instruction, 440 restoring gl value in GL, 74 return from trap, 417 returning to instruction after trap, 423 target address, return from privileged traps, 20 RETURN instruction, **305**–**306** computing target address, 20 fill trap, 436 mem\_address\_not\_aligned exception, 437 operation, 305 reexecuting trapped instruction, 305 RETURN vs. RESTORE instructions, 305 RMO, **10** RMO, *See* relaxed memory order (RMO) memory model rounding for floating-point results, 43 in signed division, 310 rounding direction (rd) field of FSR register, 150, 159, 185, 218, 219, 220, 222, 223 routine, nonleaf, 226 rs1 instruction field, 131 arithmetic instructions, 107, 124, 125, 278, 310, 318, 353, 355 branch instructions, 125 compare and branch instructions, 133 floating point arithmetic instructions, 150, 159, 185 floating point compare instructions, 157 floating point load instructions, 233, 235, 238, 251 flush memory instruction, 166 jump-and-link instruction, 226 load instructions, 227, 242, 243, 244, 246 logical operation instructions, 115, 281, 363 move instructions, 270 PREFETCH, 288 RETURN, 305 rs2 instruction field, 131 arithmetic instructions, 107, 124, 125, 278, 281, 310, 318, 353, 355 compare and branch instructions, 133 floating point arithmetic instructions, 150, 159, 185, 218 floating point compare instructions, 157 floating point conversion instructions, 219, 220, 223 floating point instructions, 149 floating point integer conversion, 163 floating point load instructions, 233, 235, 238, 251 floating point move instructions, 174, 175 floating point negate instructions, 188 flush memory instruction, 166 jump-and-link instruction, 226 load instructions, 227, 244, 246 logical operation instructions, 115, 363 move instructions, 268, 270 POPC, 286 PREFETCH, 288 RTO, **10** RTS, **10**

## **S**

savable windows register, *See* CANSAVE register SAVE instruction, 35, **307** actions, 88 after RESTORE instruction, 305 clean\_window exception, 434, 439 and current window, 37 decrementing CWP register, 35 effect on privileged state, 307 leaf procedure, 226 and *local*/*out* registers of register window, 36 managing register windows, 21 no clean window available, 63 number of usable windows, 62 operation, 307 performance trade-off, 307 role in register state partitioning, 64 and savable windows (CANSAVE) register, 62 spill trap, 438, 439, 440 save synthetic instruction, 491 SAVED instruction, 89, **309** creating inconsistent window state, 309 register window management, 21 spill handler, 308, 309 spill trap handler, 89, 440 scaling of the coefficient, 181 scratchpad registers privileged, **411** SDIV instruction, 50, **310** SDIVcc instruction, 50, **310** SDIVX instruction, **278** Secondary Context ID 0, 457 Secondary Context ID 1, 457 Secondary Context register, 458 self-consistency, processor, 386 self-modifying code, 166, 167, 393 sequencing MEMBAR instructions, 83 sequential consistency, 383, 389 sequential consistency memory model, **389** SETHI instruction, **83**, **312** creating 32-bit constant in R register, 19 and NOP instruction, 279 with  $rd = 0$ , 312 set*n* synthetic instructions, 491 SHA1 instruction, **313** SHA256 instruction, **313** SHA512 instruction, **313** shall (keyword), **10** shared memory, 381 shift count encodings, 316 shift instructions, 19 shift instructions, 83, **316** short floating-point load and store instructions, 411 short floating-point load instructions, 240 short floating-point store instructions, 335 should (keyword), **10** SIAM instruction, 315 side effect accesses, 382 definition, **10**

I/O locations, 382 instruction prefetching, 383 real memory storage, 382 visible, 382 side-effect page, illegal access to, 436 signalling NaN (not-a-number), 42, 220 signed integer data type, 23 signx synthetic instructions, 492 SIMD, **10** and CMASK instructions, 137 instruction data formats, 29–30 simm10 instruction field move instructions, 270 simm11 instruction field move instructions, 268 simm13 instruction field floating point load instructions, 233, 251 simm13 instruction field arithmetic instructions, 278, 281, 310, 318, 353, 355 floating point load instructions, 235, 238 flush memory instruction, 166 jump-and-link instruction, 226 load instructions, 227, 242, 243, 244, 246 logical operation instructions, 115, 363 POPC, 286 PREFETCH, 288 RETURN, 305 single instruction/multiple data, *See* SIMD SLL instruction, 316 SLLX instruction, 316 SMUL instruction, 50, **318** SMULcc instruction, 50, **318** SOFTINT register, 49, **55** clearing, 442 clearing of selected bits, 56 communication from nucleus code to kernel code, 442 scheduling interrupt vectors, 441, 442 setting, 442 SOFTINT register fields int\_level, **55** sm (stick\_int), **55** SOFTINT\_CLR pseudo-register, 49, **56** SOFTINT\_SET pseudo-register, 49, **55**, 56 software nucleus, **9** software translation table, 447 software trap, 349, 425 software trap number (SWTN), **349** software, nonprivileged, 53 *software\_trap\_number*, **490** source operands, 156, 172 SPARC V8 compatibility LD, LDUW instructions, 227 operations to I/O locations, 383 read state register instructions, 296 STA instruction renamed, 321 STBAR instruction, 257 STD instruction, 245, 246, 338, 340 tagged subtract instructions, 352

UNIMP instruction renamed, 224 window\_overflow exception superseded, 436 write state register instructions, 358 SPARC V9 compliance, 9, 456 features, 13 SPARC V9 Application Binary Interface (ABI), 15 speculative load, **11** spill register window, 438 FLUSH instruction, 89 overflow/underflow, 36 RESTORE instruction, 88 SAVE instruction, 64, 88, 307, 439 SAVED instruction, 89, 440 selection of, 439 trap handling, 440 trap vectors, 307, 440 window state, 64 spill\_*n*\_normal exception, **308**, **438** and FLUSHW instruction, 169 spill *n* other exception, 308, 438 and FLUSHW instruction, 169 SRA instruction, 316 SRAX instruction, 316 SRL instruction, 316 SRLX instruction, 316 stack frame, 307 state registers (ASRs), 48–61 STB instruction, 319 STBA instruction, 320 STBAR instruction, 358, 387, 393 STBLOCKF instruction, **322**, 410 STDF instruction, 77, **325**, 438 STDF\_mem\_address\_not\_aligned exception, 325, 327, 334, **438** and store instructions, 326, 329 STDF/STDFA instruction, 77 STDFA instruction, **327** alignment, 77 ASIs for fp store operations, 411 causing DAE\_invalid\_ASI exception, 411 causing mem\_address\_not\_aligned or illegal\_instruction exception, 411 causing STDF\_mem\_address\_not\_aligned exception, 77, 438 for block load operations, 410 for partial store operations, 411 used with ASIs, 410 STF instruction, **325** STFA instruction, **327** STFSR instruction, 42, 44, 437 STFSR instruction (deprecated), **330** STH instruction, 319 STHA instruction, 320 STICK register, 49, **52**, **56** and **STICK\_CMPR**, 57 RDSTICK instruction, 295 STICK\_CMPR register, 49, 57, **57** int\_dis field, 55, **58** RDSTICK\_CMPR instruction, 295

stick\_cmpr field, **58** store block, *See* block store instructions partial, *See* partial store instructions short floating-point, *See* short floating-point store instructions store buffer merging, 382 store instructions, 11, 77 store short floating-point instructions, 335 StoreLoad MEMBAR relationship, 256, 393 StoreLoad predefined constant, 489 stores to alternate space, 19, 51, 81 StoreStore MEMBAR relationship, 256, 393 StoreStore predefined constant, 489 STPARTIALF instruction, 332 STPARTIALF instruction, DAE\_nc\_page exception, 435 STQF instruction, 78, **325**, 438 STQF\_mem\_address\_not\_aligned exception, 325, 327, **438** STQF/STQFA instruction, 78 STQFA instruction, 78, **327** strand, **11** strong consistency memory model, 389 strong ordering, 389 Strong Sequential Order, 390 STSHORTF instruction, 335 STTW instruction, 38, 77 STTW instruction (deprecated), **337** STTWA instruction, 38, 77 STTWA instruction (deprecated), **339** STW instruction, 319 STWA instruction, 320 STX instruction, 319 STXA instruction, **320** accessing nontranslating ASIs, 340 referencing internal ASIs, 390 STXFSR instruction, 42, 44, **341**, 437 SUB instruction, **342**, 342 SUBC instruction, **342**, 342 SUBcc instruction, 83, **342**, 342 SUBCcc instruction, **342**, 342 subnormal number, **11** subtract instructions, **342** superscalar, **11** supervisor software accessing special protected registers, 18 definition, **11** SWAP instruction, 18, **343** accessing doubleword simultaneously with other instructions, 344 and DAE\_nc\_page exception, 435 hardware primitive for mutual exclusion, 392 identification of R register to be exchanged, 77 in multiprocessor system, 242, 243 memory accessing, 343 ordering by MEMBAR, 393 swap R register with alternate space memory instructions, **344** with memory instructions, **343** SWAPA instruction, **344**

accessing doubleword simultaneously with other instructions, 344 alternate space addressing, 18 and DAE\_nc\_page exception, 435 hardware primitive for mutual exclusion, 392 in multiprocessor system, 242, 243 ordering by MEMBAR, 393 SWTN (software trap number), **349** Sync predefined constant, 489 synchonization, **258** synchronization, **11** synthetic instructions mapping to SPARC V9 instructions, **490**–**492** for assembly language programmers, 490 mapping bclrg, 492 bset, 492 btog, 492 btst, 492 call, 490, 491 cas*n*, 492 clr*n*, 492 cmp, 490 dec, 492 deccc, 492 inc, 492 inccc, 492 iprefetch, 491 jmp, 490 mov*n*, 492 neg, 492 not, 492 restore, 491 ret/ret1, 491 save, 491 set*n*, 491 signx, 492 tst, 491 vs. pseudo ops, 490 system software accessing memory space by server program, 385 ASIs allowing access to memory space, 386 FLUSH instruction, 168, 395 processing exceptions, 385 trap types from which software must recover, 44 System Tick Compare register, *See* STICK\_CMPR register System Tick register, *See* STICK register

## **T**

TA instruction, 348, 465 TADDcc instruction, 83, 346 TADDccTV instruction, 83, 438 tag overflow, 83 tag\_overflow exception, 83, 346, 347, 351, 352 tag\_overflow exception (deprecated), **438** tagged arithmetic, 83 tagged arithmetic instructions, 20 tagged word data format, **23** tagged words, 23

TBA (trap base address) register, **67**, 418 establishing table address, 21, 417 initialization, 424 specification for RDPR instruction, 298 specification for WRPR instruction, 360 trap behavior, 11 TBR register (SPARC V8), 358 TCC instruction, 348 Tcc instructions, **348** at  $TL > 0$ , 425 causing trap, 417 causing trap to privileged trap handler, 425 CCR register bits, 51 generating htrap\_instruction exception, 436 generating illegal\_instruction exception, 437 generating trap\_instruction exception, 438 opcode maps, 461, 465, 466 programming uses, 349 trap table space, 21 vector through trap table, 417 TCS instruction, 348, 465 TE instruction, 348, 465 termination deferred trap, **420** test-and-set instruction, 392 TG instruction, 348, 465 TGE instruction, 348, 465 TGU instruction, 348, 465 thread, **11** TICK register, 49 counter field, **52**, 476 inaccuracies between two readings of, 476, 484 specification for RDPR instruction, 298 timer registers, *See* TICK register *and* STICK register timing of instructions, 106 tininess (floating-point), 48 TL (trap level) register, **71**, 418 affect on privilege level to which a trap is delivered, 424 and implicit ASIs, 81 displacement in trap table, 417 executing RESTORED instruction, 302 executing SAVED instruction, 309 indexing for WRPR instruction, 360 indexing privileged register after RDPR, 298 setting register value after WRPR, 360 specification for RDPR instruction, 298 specification for WRPR instruction, 360 and TBA register, 424 and TPC register, 65 and TSTATE register, 66 and TT register, 67 use in calculating privileged trap vector address, 424 and WSTATE register, 63 TL instruction, 348, 465 TLB and 3-dimensional arrays, 119 miss reloading TLB, 447 specialized miss handler code, 456 TLE instruction, 348, 465 TLEU instruction, 348, 465

TN instruction, 348, 465 TNE instruction, 348, 465 TNEG instruction, 348, 465 TNPC (trap next program counter) register, **65** saving NPC, 420 specification for RDPR instruction, 298 specification for WRPR instruction, 360 TNPC (trap-saved next program counter) register, **11** total order, **388** total store order (TSO) memory model, 69, 258, 382, **389**, 389, **390** TPC (trap program counter) register, **11**, **65** address of trapping instruction, 299 number of instances, 65 specification for RDPR instructions, 298 specification for WRPR instruction, 360 TPOS instruction, 348, 465 trailing zero count instruction (how to synthesize), 286 translating ASI, **398** Translation Storage Buffer (TSB), 449 Translation Table Entry, *See* TTE trap *See also* exceptions *and* traps noncacheable accesses, 383 when taken, 11 trap enable mask (tem) field of FSR register, 423, 424, 474 trap handler privileged mode, 425 regular/nonfaulting loads, 8 returning from, 144, 303 user, 45, 367 trap level register, *See* TL register trap next program counter register, *See* TNPC register Trap on Control Transfer and instructions Bicc, 121, 135 BPcc, 124 BPr, 125 CALL, 127 DONE, 145, 303, 349 FBfcc, 153, 155 JMPL, 226 tct field of PSTATE register, **68** trap on integer condition codes instructions, **348** trap program counter register, *See* TPC register trap state register, *See* TSTATE register trap type (TT) register, **425** trap type register, *See* TT register trap\_instruction (ISA) exception, 349, 350, **438** trap\_little\_endian (tle) field of PSTATE register, **69** traps, **11** *See also* exceptions *and* individual trap names categories deferred, 419, **420**, 421 disrupting, 419, **421** precise, 419, **420**, 421 priority, 423, 432 reset, 420, 421 restartable implementation dependency, 421

restartable deferred, **420** termination deferred, **420** caused by undefined feature/behavior, 12 causes, **21**, 21 definition, 21, 417 hardware, 425 hardware stack, 14 level specification, 71 model stipulations, **423** nested, 14 normal, 425 processing, 432 software, 349, 425 stack, 433 vector address, specifying, 68 TSB, **11**, **453** cacheability, 453 caching, 453 organization, 453 TSB (Translation Storage Buffer), 449 TSO, **11** TSO, *See* total store order (TSO) memory model tst synthetic instruction, 491 TSTATE (trap state) register, **66** DONE instruction, 144, 303 registers saved after trap, 21 restoring GL value, 74 specification for RDPR instruction, 298 specification for WRPR instruction, 360 tstate, *See* trap state (TSTATE) register TSUBcc instruction, 83, 351 TSUBccTV instruction, 83, 438 TT (trap type) register, **67** and privileged trap vector address, 424 reserved values, 475 specification for RDPR instruction, 298 specification for WRPR instruction, 360 and Tcc instructions, 349 transferring trap control, 425 window spill/fill exceptions, 63 WRPR instruction, 360 TTE, **11** context ID field, **450** cp (cacheability) field, 382 cp field, 435, 451, **452** cv field, 451, **452** e field, 382, 395, 436, **451** ie field, **451** nfo field, 395, 435, **450**, 451 p field, 435, **452** soft2 field, **450** sz (size) field, **453** taddr field, **450** v field, **450** va\_tag field, **450** w field, **452** TTE in TSB, 449 TVC instruction, 348, 465 TVS instruction, 348, 465 typewriter font, in assembly language syntax, 485 TZCNT instruction (how to synthesize), 286

#### **U**

UDIV instruction, 50, **353** UDIVcc instruction, 50, **353** UDIVX instruction, **278** ufm (underflow mask) field of FSR.tem, **47** UltraSPARC, previous ASIs ASI\_PHY\_BYPASS\_EC\_WITH\_EBIT\_L, 412 ASI\_PHYS\_BYPASS\_EC\_WITH\_EBIT, 412 ASI\_PHYS\_BYPASS\_EC\_WITH\_EBIT\_LITTLE, 412 ASI\_PHYS\_USE\_EC, 412 ASI\_PHYS\_USE\_EC\_L, 412 ASI\_PHYS\_USE\_EC\_LITTLE, 412 UMUL instruction, 50 UMUL instruction (deprecated), **355** UMULcc instruction, 50 UMULcc instruction **(deprecated)**, 355 UMULXHI instruction, 356 unassigned, **11** unconditional branches, 120, 124, 152, 155 undefined, **12** underflow bits of FSR register accrued (ufa) bit of aexc field, **48**, 366 current (ufc) bit of cexc, **48** current (ufc) bit of cexc field, 366 mask (ufm) bit of FSR.tem, **48** mask (ufm) bit of tem field, 367 detection, 36 occurrence, 439 underflow mask (ufm) field of FSR.tem, **47** unfinished\_FPop floating-point trap type, **45**, 150, 159, 185, 218, 220, 222, 365 handling, 48 in normal computation, 44 results after recovery, 45 UNIMP instruction (SPARC V8), 224 unimplemented, **12** unimplemented\_FPop floating-point trap type, 366 handling, 48 unimplemented\_LDTW exception, 245, **438** unimplemented\_STTW exception, 338, **438** uniprocessor system, **12** unrestricted, **12** unrestricted ASI, 397 unsigned integer data type, 23 user application program, **12** user trap handler, 45, 367

#### **V**

VA, **12** VA\_watchpoint exception, 132, **438** VA\_WATCHPOINT register, 437, 438 value clipping, *See* FPACK instructions value semantics of input/output (I/O) locations, 382 virtual address, 381

address 0, 395 virtual address, **12** virtual core, **12** virtual memory, 293 virtual processor, pipeline draining, 61 VIS, **12** VIS instructions encoding, 467, 468, 469 implicitly referencing GSR register, 54 Visual Instruction Set, *See* VIS instructions

#### **W**

W-A-R, *See* write-after-read memory hazard watchpoint comparator, 70 W-A-W, *See* write-after-write memory hazard WIM register (SPARC V8), 358 window fill exception, *See also* fill\_*n*\_normal exception window fill trap handler, 21 window overflow, 36, 439 window spill exception, *See also* spill\_*n*\_normal exception window spill trap handler, 21 window state register, *See* WSTATE register window underflow, 439 window, clean, 307 window\_fill exception, 63, 88 RETURN, 305 window\_spill exception, 63 word, **12** alignment, 18, **77**, 383 data format, **23** WRASI instruction, 49, 51, 357 WRasr instruction, **357** accessing I/O registers, 19 attempt to write to ASR 5 (PC), 53 cannot write to PC register, 53 implementation dependencies, 475 writing ASRs, 48 WRCCR instruction, 49, 50, 51, 357 WRFPRS instruction, 49, 53, 357 WRGSR instruction, 49, 54, 357 WRIER instruction (SPARC V8), 358 write ancillary state register (WRasr) instructions, **357** write ancillary state register instructions, *See* WRasr instruction write privileged register instruction, **360** write-after-read memory hazard, 387 write-after-write memory hazard, 387 WRPAUSE instruction, **357** WRPR instruction accessing non-register-window PR state registers, 65 accessing register-window PR state registers, 61 and register-window PR state registers, 61 effect on TNPC register, 66 effect on TPC register, 65 effect on TSTATE register, 67 effect on TT register, 67 writing the TICK register, 52 writing to GL register, 73 writing to PSTATE register, 68

writing to TICK register, 52 WRPSR instruction (SPARC V8), 358 WRSOFTINT instruction, 49, 55, 357 WRSOFTINT\_CLR instruction, 49, 55, 56, 357, 442 WRSOFTINT\_SET instruction, 49, 55, 357, 442 WRSTICK\_CMPR instruction, 49, 357 WRTBR instruction (SPARC V8), 358 WRWIM instruction (SPARC V8), 358 WRY instruction, 49, 50, 357 WSTATE (window state) register description, 63 and fill/spill exceptions, 439 normal field, 439 other field, 439 overview, 61 reading with RDPR instruction, 298 spill exception, 169 spill trap, 307 writing with WRPR instruction, 360

## **X**

XMULX instruction, **362** XMULXHI instruction, **362** XNOR instruction, **363** XNORcc instruction, **363** XOR instruction, **363** XORcc instruction, **363**

## **Y**

Y register, 49, **50** content after divide operation, 310, 353 divide operation, 310, 353 unsigned multiply results, 318, 355 WRY instruction, 358 Y register (deprecated), **50**

## **Z**

zero virtual address, 395