# JEDEC STANDARD

## **DDR3 SDRAM Standard**

**JESD79-3** 

**June 2007** 

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION





#### **NOTICE**

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal Counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization, there are procedures whereby a JEDEC standard or publication mya be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org.

Published by
©JEDEC Solid State Technology Association 2007
2500 Wilson Boulevard
Arlington, VA 22201-3834

This document may be downloaded free of charge, however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

Price: Please refer to the current Catalog of JEDEC Engineering Standards and Publications online at http://www.jedec.org/Catalog/catalog.cfm

Printed in the U.S.A. All rights reserved

### PLEASE!

DON'T VIOLATE THE LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association 2500 Wilson Boulevard Arlington, Virginia 22201-3834 or call (703) 907-7559

1 Scope	1
2 DDR3 SDRAM Package Pinout and Addressing	
2.1 DDR3 SDRAM x4 Ballout using MO-207 (Top view: see balls through package)	3
2.2 DDR3 SDRAM x8 Ballout using MO-207	
2.3 DDR3 SDRAM x16 Ballout using MO-207 (Top view: see balls through package)	
2.4 Stacked / dual-die DDR3 SDRAM x4 Ballout using MO-207 (Top view: see balls th	
package)	
2.5 Stacked / dual-die DDR3 SDRAM x8 Ballout using MO-207	
2.6 Stacked / dual-die DDR3 SDRAM x16 Ballout using MO-207 (Top view: see balls the	
package)	_
2.7 Pinout Description	9
2.8 DDR3 SDRAM Addressing	
2.8.1 512Mb	11
2.8.2 1Gb	11
2.8.3 2Gb	11
2.8.4 4Gb	11
2.8.5 8Gb	
3 Functional Description	
3.1 Simplified State Diagram	
3.2 Basic Functionality	
3.3 RESET and Initialization Procedure	
3.3.1 Power-up Initialization Sequence	15
3.3.2 Reset Initialization with Stable Power	
3.4 Register Definition	18
3.4.1 Programming the Mode Registers	18
3.4.2 Mode Register MR0	19
3.4.3 Mode Register MR1	22
3.4.4 Mode Register MR2	25
3.4.5 Mode Register MR3	27
4 DDR3 SDRAM Command Description and Operation	29
4.1 Command Truth Table	29
4.2 CKE Truth Table	
4.3 No OPeration (NOP) Command	32
4.4 Deselect Command	32
4.5 DLL-off Mode	33
4.6 DLL on/off switching procedure	
4.6.1 DLL "on" to DLL "off" Procedure	
4.6.2 DLL "off" to DLL "on" Procedure	
4.7 Input clock frequency change	36
4.8 Write Leveling	
4.8.1 DRAM setting for write leveling & DRAM termination function in that mode	
4.8.2 Procedure Description	
4.8.3 Write Leveling Mode Exit	
4.9 Extended Temperature Usage	
4.9.1 Auto Sel3f-Refresh mode - ASR Mode (optional).	42

4.9.2 Self-Refresh Temperature Range - SRT	42
4.10 Multi Purpose Register	
4.10.1 MPR Functional Description	45
4.10.2 MPR Register Address Definition	
4.10.3 Relevant Timing Parameters	48
4.10.4 Protocol Example	
4.11 ACTIVE Command	53
4.12 PRECHARGE Command	53
4.13 READ Operation	54
4.13.1 READ Burst Operation	54
4.13.2 READ Timing Definitions	55
4.14 WRITE Operation	62
4.14.1 DDR3 Burst Operation	
4.14.2 WRITE Timing Violations	62
4.15 Self-Refresh Operation	71
4.16 Power-Down Modes	
4.16.1 Power-Down Entry and Exit	
4.16.2 Timing Diagrams for CKE with PD Entry, PD Exit with Read, READ with Aut	
charge, Write and Write with Auto Precharge, Activate, Precharge, Refresh, MR	
5 On-Die Termination (ODT)	
5.1 ODT Mode Register and ODT Truth Table	
5.2 Synchronous ODT Mode	
5.2.1 ODT Latency and Posted ODT	
5.2.2 Timing Parameters	
5.2.3 ODT during Reads:	88
5.3 Dynamic ODT	
5.3.1 Functional Description:	
5.3.2 ODT Timing Diagrams	
5.4 Asynchronous ODT Mode	
5.4.1 Synchronous to Asynchronous ODT Mode Transitions	
5.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Down Entr	
5.4.3 Asynchronous to Synchronous ODT Mode Transition during Power-Down Exit	
5.4.4 Asynchronous to Synchronous ODT Mode during short CKE high and short CK	
periods	
5.5 ZQ Calibration Commands	
5.5.1 ZQ Calibration Description	
5.5.2 ZQ Calibration Timing	
5.5.3 ZQ External Resistor Value and Tolerance	
6 Absolute Maximum Ratings	
6.1 Absolute Maximum DC Ratings	
6.2 DRAM Component Operating Temperature Range	
7 AC & DC Operating Conditions	
7.1 Recommended DC Operating Conditions	
3 AC and DC Input Measurement Levels	
8.1 AC and DC Logic Input Levels for Single-Ended Signals	.105

8.2 AC and DC Logic Input Levels for Differential Signals	107
8.3 Differential Input Cross Point Voltage	
8.4 Slew Rate Definitions for Single Ended Input Signals	
8.4.1 Input Slew Rate for Input Setup Time (tIS) and Data Setup Time (tDS)	
8.4.2 Input Slew Rate for Input Hold Time (tIH) and Data Hold Time (tDH)	
8.5 Slew Rate Definitions for Differential Input Signals	
9 AC and DC Output Measurement Levels	
9.1 Single Ended AC and DC Output Levels	
9.2 Differential AC and DC Output Levels	
9.4 Differential Output Slew Rate	
9.5 Reference Load for AC Timing and Output Slew Rate	
9.6 Overshoot and Undershoot Specifications	
9.6.1 Address and Control Overshoot and Undershoot Specifications	115
9.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications	
9.7 34 ohm Output Driver DC Electrical Characteristics	
9.7.1 Output Driver Temperature and Voltage sensitivity	
9.8 On-Die Termination (ODT) Levels and I-V Characteristics	
9.8.1 On-Die Termination (ODT) Levels and I-V Characteristics	
9.8.2 ODT DC Electrical Characteristics	
9.8.3 ODT Temperature and Voltage sensitivity	124
9.9 ODT Timing Definitions	
9.9.1 Test Load for ODT Timings	125
9.9.2 ODT Timing Definitions	
10 Idd Specification Parameters and Test Conditions	129
10.1 IDD Measurement Conditions	
10.2 IDD Specifications	141
11 Input/Output Capacitance	143
12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600	145
12.1 Clock Specification	145
12.2 Clock Jitter Specification	146
12.3 Refresh parameters by device density	148
12.4 Standard Speed Bins	149
12.4.1 Speed Bin Table Notes	153
13 Electrical Characteristics and AC Timing	155
13.1 Jitter Notes	
13.2 Timing Parameter Notes	
13.3 Address / Command Setup, Hold and Derating	
13.4 Data Setup, Hold and Slew Rate Derating	

Figure 1 —Simplified State Diagram	13
Figure 2 —Reset and Initialization Sequence at Power-on Ramping	16
Figure 3 —Reset Procedure at Power Stable Condition	17
Figure 4 —tMRD Timing	18
Figure 5 —tMOD Timing	18
Figure 6 —MR0 Definition	19
Figure 7 —MR1 Definition	22
Figure 8 —MR2 Definition	25
Figure 9 —MR3 Definition	
Figure 10 —DLL-off mode READ Timing Operation	
Figure 11 — DLL Switch Sequence from DLL-on to DLL-off	
Figure 12 —DLL Switch Sequence from DLL Off to DLL On	35
Figure 13 —Change Frequency during Precharge Power-down	
Figure 14 —Write leveling concept	38
Figure 15 —Timing details of Write leveling sequence [DQS is capturing CK low at T1	
and CK high at T2	
Figure 16 — Timing details of Write leveling exit	
Figure 17 —MPR Block Diagram	
Figure 18 —MPR Functional Block Diagram (x4 config)	
Figure 19 —MPR Functional Block Diagram (x8 config)	
Figure 20 —MPR Functional Block Diagram (x16 config)	
Figure 21 —MPR Readout of predefined pattern, BL8 fixed burst order, single readout	
Figure 22 —MPR Readout of predefined pattern, BL8 fixed burst order, back-to-back read	
Figure 23 —MPR Readout predefined pattern, BC4, lower nibble then upper nibble	
Figure 24 —MPR Readout of predefined pattern, BC4, upper nibble then lower nibble	
Figure 25 —READ Burst Operation RL = 5 (AL = 0, CL = 5, BL8)	
Figure 26 —READ Burst Operation RL = 5 (AL = 0, CL = 5, BL8)	
Figure 27 —Clock to Data Strobe Relationship	
Figure 28 —Data Strobe to Data Relationship	
Figure 29 —tLZ and tHZ method for calculating transitions and endpoints	
Figure 30 —Method for calculating tRPRE transitions and endpoints	
Figure 31 —Method for calculating tRPST transitions and endpoints	
Figure 32 —READ (BL8) to READ (BL8)	
Figure 33 —READ (BC4) to READ (BC4)	
Figure 34 —READ (BL8) to WRITE (BL8)	
Figure 35 —READ (BC4) to WRITE (BC4) OTF	
Figure 36 —READ (BL8) to READ (BC4) OTF	
Figure 37 —READ (BC4) to READ (BL8) OTF	
Figure 38 —READ (BC4) to WRITE (BL8) OTF	
Figure 39 —READ (BL8) to WRITE (BC4) OTF	
Figure 40 —Write Timing Parameters	
Figure 41 —WRITE Burst Operation WL = 5 (AL = 0, CWL = 5, BL8)	
Figure 42 —WRITE Burst Operation WL = 9 (AL = CL-1, CWL = 5, BL8)	
Figure 43 —WRITE (BC4) to READ (BC4) Operation	
Figure 44 —WRITE (BC4) to PRECHARGE Operation	65

gure 45 —DDR3 Write Timing Definition
gure 46 —WRITE (BL8) to WRITE (BL8)67
gure 47 —WRITE (BC4) to WRITE (BC4) OTF67
gure 48 —WRITE (BL8) to READ (BC4/BL8) OTF68
gure 49 —WRITE (BC4) to READ (BC4/BL8) OTF68
gure 50 —WRITE (BL8) to WRITE (BC4) OTF69
gure 51 —WRITE (BC4) to WRITE (BL8) OTF69
gure 52 —Self-Refresh Entry/Exit Timing
gure 53 — Active Power-Down Entry and Exit Timing Diagram
gure 54 — Power-Down Entry after Read and Read with Auto Precharge75
gure 55 — Power-Down Entry After Write with Auto Precharge
gure 56 — Power-Down Entry after Write
gure 57 — Active Power-Down Entry and Exit Timing Diagram
gure 58 — Precharge Power-Down (Fast Exit Mode) Entry and Exit
gure 59 — Precharge Power-Down (Slow Exit Mode) Entry and Exit
gure 60 — Refresh Command to Power-Down Entry
gure 61 — Active Command to Power-Down Entry
gure 62 — Precharge/Precharge all Command to Power-Down Entry
gure 63 — MRS Command to Power-Down Entry
gure 64 —Power-Down Entry/Exit Clarifications - Case 1
gure 65 —Power-Down Entry/Exit Clarifications - Case 2
gure 66 —Power-Down Entry/Exit Clarifications - Case 3
gure 67 —Functional Representation of ODT
gure 68 — Synchronous ODT Timing Example for AL = 3; CWL = 5;
ODTLon = AL + CWL - 2 = 6.0; ODTLoff = AL + CWL - 2 = 687
gure 69 — Synchronous ODT example with BL = 4, WL = 7
gure 70 —ODT must be disabled externally during Reads by driving ODT low. (example:
CL = 6; $AL = CL - 1 = 5$ ; $RL = AL + CL = 11$ ; $CWL = 5$ ; $ODTLon = CWL + AL - 2 = 8$ ;
ODTLoff = CWL + AL - 2 = 8)
gure 71 — Dynamic ODT: Behavior with ODT being asserted before and after the write91
gure 72 — Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles
gure 73 —Dynamic ODT: Behavior with ODT pin being asserted together with write command
for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), $AL = 0$ , $CWL = 5.93$
gure 74 —Dynamic ODT: Behavior with ODT pin being asserted together with write command
for a duration of 4 clock cycles 93
gure 75—Asynchronous ODT Timings on DDR3 SDRAM with fast ODT transition: AL is ig
nored94
gure 76 —Synchronous to asynchronous transition during Precharge Power Down (with DLL
frozen) entry (AL = 0; CWL = 5; $tANPD = WL - 1 = 4$ )96
gure 77 —Asynchronous to synchronous transition during Precharge Power Down (with DLL
frozen) exit ( $CL = 6$ ; $AL = CL - 1$ ; $CWL = 5$ ; $tANPD = WL - 1 = 9$ )
gure 78 —Transition period for short CKE cycles with entry and exit period overlapping
(AL = 0, WL = 5, tANPD = WL - 1 = 4)98
gure 79 —ZQ Calibration Timing

Figure 80 —Illustration of VRef(DC) tolerance and VRef ac-noise limits	106
Figure 81 —Vix Definition	107
Figure 82 —Input Nominal Slew Rate Definition for Single-Ended Signals	108
Figure 83 —Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#	109
Figure 84 —Single Ended Output Slew Rate Definition	
Figure 85 — Differential Output Slew Rate Definition	113
Figure 86 —Reference Load for AC Timing and Output Slew Rate	114
Figure 87 —Address and Control Overshoot and Undershoot Definition	
Figure 88 —Clock, Data, Strobe and Mask Overshoot and Undershoot Definition	
Figure 89 —Output Driver: Definition of Voltages and Currents	117
Figure 90 —On-Die Termination: Definition of Voltages and Currents	
Figure 91 —ODT Timing Reference Load	
Figure 92 —Definition of t <sup>AON</sup>	126
Figure 93 —Definition of t <sup>AONPD</sup>	126
Figure 94 —Definition of t <sup>AOF</sup>	127
Figure 94 —Definition of t <sup>AOF</sup>	127
Figure 96 —Definition of t <sup>ADC</sup>	128
Figure 97 —IDD1 Example (DDR3-800-555, 512Mb x8): Data DQ is shown but the output	t buffer
should be switched off (per MR1 bit A12 ="1") to achieve Iout = 0mA. Address inputs a	re split
into 3 parts.	_
Figure 98 —IDD2N / IDD3N Example (DDR3-800-555, 512Mb x8)	134
Figure 99 —IDD4R Example (DDR3-800-555, 512Mb x8): data DQ is shown but the outp	ut buff-
er should be switched off (per MR1 bit A12="1") to achieve Iout = 0mA. Address input	uts are
split into 3 parts.	137
Figure 100 —Illustration of nominal slew rate and tVAC for setup time tDS (for DQ with	respect
to strobe) and tIS (for ADD/CMD with respect to clock)	166
Figure 101 —Illustration of nominal slew rate for hold time tDH (for DQ with respect to s	strobe)
and tIH (for ADD/CMD with respect to clock).	
Figure 102 —Illustration of tangent line for setup time tDS (for DQ with respect to strobe)	and tIS
(for ADD/CMD with respect to clock)	168
Figure 103 —Illustration of tangent line for for hold time tDH (for DQ with respect to strol	be) and
tIH (for ADD/CMD with respect to clock)	169
Figure 104 —Illustration of nominal slew rate and tVAC for setup time tDS (for DQ with	respect
to strobe) and tIS (for ADD/CMD with respect to clock)	172
Figure 105 —Illustration of nominal slew rate for hold time tDH (for DQ with respect to s	
and tIH (for ADD/CMD with respect to clock).	173
Figure 106 —Illustration of tangent line for setup time tDS (for DQ with respect to strobe)	
(for ADD/CMD with respect to clock)	174
Figure 107 —Illustration of tangent line for for hold time tDH (for DQ with respect to strol	be) and
tIH (for ADD/CMD with respect to clock)	

Table 1 —Input / output functional description	9
Table 2 —State Diagram Command Definitions	13
Table 3 —Burst Type and Burst Order	20
Table 4 —Additive Latency (AL) Settings	23
Table 5 — TDQS, TDQS# Function Matrix	24
Table 6 —Command Truth Table	29
Table 7 — CKE Truth Table	31
Table 8 —MR setting involved in the leveling procedure	39
Table 9 —DRAM termination function in the leveling mode	39
Table 10 — Mode Register Description	42
Table 11 —Self-Refresh mode summary	43
Table 12 —MPR MR3 Register Definition	
Table 13 —MPR MR3 Register Address Definition	48
Table 14 —Power-Down Entry Definitions	
Table 15 —Timing Values tXXXPDEN Parameters	80
Table 16 — Termination Truth Table	85
Table 17 —ODT Latency	
Table 18 —Latencies and timing parameters relevant for Dynamic ODT	
Table 19 —Timing Diagrams for "Dynamic ODT"	
Table 20 — Asynchronous ODT Timing Parameters for all Speed Bins	
Table 21 —ODT timing parameters for Power Down (with DLL frozen)	entry and exit transition
period	
Table 22 —ZQ Calibration Command Truth Table	
Table 23 — Absolute Maximum DC Ratings	
Table 24 —Temperature Range	
Table 25 —Recommended DC Operating Conditions	
Table 26 —Single Ended AC and DC Input Levels	
Table 27 — Differential AC and DC Input Levels	
Table 28 —Cross point voltage for differential input signals (CK, DQS)	
Table 29 —Single-ended Input Slew Rate Definition	
Table 30 —Differential Input Slew Rate Definition	
Table 31 —Single-ended AC and DC Output Levels	
Table 32 —Differential AC and DC Output Levels	
Table 33 —Single-ended Output Slew Rate Definition	
Table 34 —Output Slew Rate (single-ended)	
Table 35 —Differential Output Slew Rate Definition	
Table 36 —Differential Output Slew Rate	
Table 37 — AC Overshoot/Undershoot Specification for Address and Co	
Table 38 —AC Overshoot/Undershoot Specification for Clock, Data, St	
Table 39 —Output Driver DC Electrical Characteristics, assuming R <sup>ZQ</sup> =	
temperature range; after proper ZQ calibration	
Table 40 —Output Driver Sensitivity Definition	
Table 41 —Output Driver Voltage and Temperature Sensitivity	119
Table 42 —ODT DC Electrical Characteristics, assuming $R^{ZQ} = 240 \text{ W}$	
temperature range; after proper ZQ calibration	121

Table 43 —ODT Sensitivity Definition	.124
Table 44 —ODT Voltage and Temperature Sensitivity	.124
Table 45 —ODT Timing Definitions	.125
Table 46 —Reference Settings for ODT Timing Measurements	.125
Table 47 — Overview of Tables providing IDD Measurement Conditions and	
DRAM Behavior	
Table 48 — Definition of SWITCHING for Address and Command Input Signals	.129
Table 49 — Definition of SWITCHING for Data (DQ)	.130
Table 50 —For IDD testing the following parameters are utilized.	.130
Table 51 —IDD Measurement Conditions for IDD0 and IDD1	
Table 52 —IDD Measurement Conditions for IDD2N, IDD2P(1), IDD2P(0) and IDD2Q	.133
Table 53 —IDD Measurement Conditions for IDD3N and IDD3P(fast exit)	
Table 54 —IDD Measurement Conditions for IDD4R, IDD4W and IDD7	
Table 55 —IDD7 Pattern for different Speed Grades and different tRRD, tFAW conditions	
Table 57 —IDD Measurement Conditions for IDD6, IDD6ET, and IDD6TC	
Table 56 —IDD Measurement Conditions for IDD5B	
Table 58 —I <sup>DD</sup> Specification Example 512M DDR3	.141
Table 59 —I <sup>DD6</sup> Current Definition	
Table 60 —I <sup>DD6</sup> Specification	
Table 61 —Input / Output Capacitance	
Table 62 —DDR3-800 Speed Bins.	.149
Table 63 —DDR3-1066 Speed Bins.	
Table 64 —DDR3-1333 Speed Bins.	
Table 65 —DDR3-1600 Speed Bins.	
Table 66 —Timing Parameters by Speed Bin	
Table 67 —Min and Max SPEC values	
Table 68 —ADD/CMD Setup and Hold Base-Values for 1V/ns	
Table 69 — Derating values DDR3-800/1066 tIS/tIH - ac/dc based	
Table 70 —Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition	
Table 71 —Data Setup and Hold Base-Values	
Table 72 — Derating values DDR3-800/1066 tDS/tDH - ac/dc based	
Table 73 —Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition	.171

### **DDR3 SDRAM Standard**

(From JEDEC Board Ballot JCB-06-71, formulated under the cognizance of the JC-42 Committee on Solid State Memories.)

#### 1 Scope

This document defines the DDR3 SDRAM specification, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this Specification is to define the minimum set of requirements for JEDEC compliant 512 Mb through 8 Gb for x4, x8, and x16 DDR3 SDRAM devices. This specification was created based on the DDR2 specification (JESD79-2) and some aspects of the DDR specification (JESD79). Each aspect of the changes for DDR3 SDRAM operation were considered and approved by committee ballot(s). The accumulation of these ballots were then incorporated to prepare this JESD79-3 specification, replacing whole sections and incorporating the changes into Functional Description and Operation.


This page left blank.

#### 2 DDR3 SDRAM Package Pinout and Addressing

#### 2.1 DDR3 SDRAM x4 Ballout using MO-207 (Top view: see balls through package)


			1.	1.	1_	-			1.	1.0	1	i
	1	2	3	4	5	6	7	8	9	10	11	l
A	NC	NC	1	NC	1			NC	1	NC	NC	ĺ
В					_							
С	NC	NC		NC				NC	1	NC	NC	
D		•	<del></del>		_				_			
E												
F	NC	VSS	VDD	NC				NC	VSS	VDD	NC	Α
G		VSS	VSSQ	DQ0				DM	VSSQ	VDDQ		В
Н		VDDQ	DQ2	DQS				DQ1	DQ3	VSSQ		C
J		VSSQ	NC	DQS#				VDD	VSS	VSSQ		D
K		VREFDQ	VDDQ	NC				NC	NC	VDDQ		E
L		NC	VSS	RAS#				CK	VSS	NC		F
М		ODT	VDD	CAS#				CK#	VDD	CKE		G
N		NC	CS#	WE#				A10/AP	ZQ	NC		Н
Р		VSS	BA0	BA2				A15	VREFCA	VSS		J
R		VDD	A3	A0				A12/BC#	BA1	VDD		K
Т		VSS	A5	A2				A1	A4	VSS		L
U		VDD	A7	A9				A11	A6	VDD		٨
V	NC	VSS	RESET#	A13				A14	A8	VSS	NC	N
W												
Y												
AA	NC	NC		NC				NC		NC	NC	1
AB			_		_				_			
AC	NC	NC		NC				NC		NC	NC	ł
	-	1	2	3	4	5	6	7	8	9		


Note 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball.



A 0 0 0 + + + 0 0 0 B 0 0 0 + + + 0 0 0 C 0 0 0 + + + 0 0 0 E 0 0 0 + + + 0 0 0 F 0 0 0 + + + 0 0 0 H 0 0 0 + + + 0 0 0 K 0 0 0 + + + 0 0 0 K 0 0 0 + + + 0 0 0 M 0 0 0 + + + 0 0 0 N 0 0 0 + + + 0 0 0

Populated ballBall not populated





#### 2.2 DDR3 SDRAM x8 Ballout using MO-207

	1	2	3	4	5	6	7	8	9	10	11	
Α	NC	NC		NC				NC	]	NC	NC	
В					_				-			
С	NC	NC		NC				NC		NC	NC	
D												
E				_	_							_
F	NC	VSS	VDD	NC				NU/ TDQS#	VSS	VDD	NC	Α
G		VSS	VSSQ	DQ0				DM/TDQS	VSSQ	VDDQ		В
Н		VDDQ	DQ2	DQS				DQ1	DQ3	VSSQ		С
J		VSSQ	DQ6	DQS#				VDD	VSS	VSSQ		D
K		VREFDQ	VDDQ	DQ4				DQ7	DQ5	VDDQ		Е
L		NC	VSS	RAS#				CK	VSS	NC		F
М		ODT	VDD	CAS#				CK#	VDD	CKE		G
N		NC	CS#	WE#				A10/AP	ZQ	NC		Н
Р		VSS	BA0	BA2				A15	VREFCA	VSS		J
R		VDD	A3	A0				A12/BC#	BA1	VDD		K
Т		VSS	A5	A2				A1	A4	VSS		L
U		VDD	A7	A9				A11	A6	VDD		M
V	NC	VSS	RESET#	A13				A14	A8	VSS	NC	Ν
W					_							
Υ					_				_			_
AA	NC	NC		NC				NC		NC	NC	
AB			<del>-</del>						_			_
AC	NC	NC		NC				NC		NC	NC	
		1	2	3	4	5	6	7	8	9		

Note 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball.

MO-207 Variation DW-z (x8) with support balls 1 2 3 4 5 6 7 8 9 10 11 CDEF MO-207 Variation DT-z (x8) 1 2 3 4 5 6 7 8 9 A000+++000 B000+++000 c000+++000 D000+++000 E000+++000 F000+++000 GOOO+++000 H000+++000 1000+++000 K000+++000 L000+++000 MOOO+++000 O Populated ball NOOO+++000 + Ball not populated

#### 2.3 DDR3 SDRAM x16 Ballout using MO-207 (Top view: see balls through package)

	1	2	3	4	5	6	7	8	9	10	11	
Α	NC	NC	1	NC	1			NC	1	NC	NC	
В					_							
С					_							
D	NC	VDDQ	DQU5	DQU7				DQU4	VDDQ	VSS	NC	Α
E		VSSQ	VDD	VSS				DQSU#	DQU6	VSSQ		Е
F		VDDQ	DQU3	DQU1				DQSU	DQU2	VDDQ		C
G		VSSQ	VDDQ	DMU				DQU0	VSSQ	VDD		
Н		VSS	VSSQ	DQL0				DML	VSSQ	VDDQ		Е
J		VDDQ	DQL2	DQSL				DQL1	DQL3	VSSQ		F
K		VSSQ	DQL6	DQSL#				VDD	VSS	VSSQ		(
L		VREFDQ	VDDQ	DQL4				DQL7	DQL5	VDDQ		ŀ
М		NC	VSS	RAS#				CK	VSS	NC	Ī	J
Ν		ODT	VDD	CAS#				CK#	VDD	CKE		ł
Ρ		NC	CS#	WE#				A10/AP	ZQ	NC		L
R		VSS	BA0	BA2				A15	VREFCA	VSS	Ī	Ν
Т		VDD	A3	A0				A12	BA1	VDD	Ī	١
U		VSS	A5	A2				A1	A4	VSS	Ī	F
V		VDD	A7	A9				A11	A6	VDD	Ī	F
W	NC	VSS	RESET#	A13				A14	A8	VSS	NC	T
Υ		•	•		_				•			
AA												
AB	NC	NC		NC				NC		NC	NC	
		1	2	3	4	5	6	7	8	9		

Note 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball.

MO-207 Variation TBD (x16)

1 2 3 4 5 6 7 8 9 A 000+++000 B 000+++000 c 000+++000 D 000+++000 E 000+++000 F 000+++000 G 000+++000 H000+++000 1000+++000 K 000+++000 L000+++000 MOOO+++000 N 000+++000 P000+++000 R 000+++000 T000+++000

Populated ballBall not populated

MO-207 Variation TBD (x16)


## 2.4 Stacked / dual-die DDR3 SDRAM x4 Ballout using MO-207 (Top view: see balls through package)

	1	2	3	4	5	6	7	8	9	10	11	1
	I	2	3	4	5	О	1	0	9	10	11	j
Α	NC	NC		NC				NC	1	NC	NC	ĺ
В											'	
С	NC	NC		NC				NC	1	NC	NC	ĺ
D											'	
Е												
F	NC	VSS	VDD	NC				NC	VSS	VDD	NC	Α
G		VSS	VSSQ	DQ0				DM	VSSQ	VDDQ		В
Н		VDDQ	DQ2	DQS				DQ1	DQ3	VSSQ		С
J		VSSQ	NC	DQS#				VDD	VSS	VSSQ		D
K		VREFDQ	VDDQ	NC				NC	NC	VDDQ		E
L		ODT1	VSS	RAS#				CK	VSS	CKE1		F
М		ODT0	VDD	CAS#				CK#	VDD	CKE0		G
N		CS1#	CS0#	WE#				A10/AP	ZQ0	ZQ1		Н
Р		VSS	BA0	BA2				A15	VREFCA	VSS		J
R		VDD	A3	A0				A12/BC#	BA1	VDD		K
Т		VSS	A5	A2				A1	A4	VSS		L
U		VDD	A7	A9				A11	A6	VDD		M
V	NC	VSS	RESET#	A13				A14	A8	VSS	NC	Ν
W												
Χ												
AA	NC	NC		NC				NC		NC	NC	
AB			<del></del> -		_				=- _			_
AC	NC	NC		NC				NC		NC	NC	
		1	2	3	4	5	6	7	8	9		

te 1: Green NC balls indicate mechanical support balls with no internal connection.

Any of the support ball locations may or may not be populated with a ball.

te 2: This stacked ballout is intended to use only with stacked/dual-die packages, and does not apply to nonstacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated. MO-207 Variation DW-z (x4) with support balls



MO-207 Variation DT-z (x4)

1 2 3 4 5 6 7 8 9 A OOO + + + + OOO B OOO + + + + OOO C OOO + + + + OOO E OOO + + + + OOO F OOO + + + + OOO H OOO + + + + OOO J OOO + + + + OOO K OOO + + + + OOO M OOO + + + + OOO N OOO + + + OOO

Populated ballBall not populated

#### 2.5 Stacked / dual-die DDR3 SDRAM x8 Ballout using MO-207

	1	2	3	4	5	6	7	8	9	10	11	
4	NC	NC	1	NC	1			NC	1	NC	NC	
3		•			_				<u>-</u>			
С	NC	NC		NC				NC		NC	NC	
D												
Ε					_							_
F	NC	vss	VDD	NC				NU/ TDQS#	VSS	VDD	NC	
G		VSS	VSSQ	DQ0				DM/TDQS	VSSQ	VDDQ		
Η		VDDQ	DQ2	DQS				DQ1	DQ3	VSSQ		
J		VSSQ	DQ6	DQS#				VDD	VSS	VSSQ		
Κ		VREFDQ	VDDQ	DQ4				DQ7	DQ5	VDDQ		
_		ODT1	VSS	RAS#				CK	VSS	CKE1		Ī
M		ODT0	VDD	CAS#				CK#	VDD	CKE0		Ī
ν		CS1#	CS0#	WE#				A10/AP	ZQ0	ZQ1		
0		VSS	BA0	BA2				A15	VREFCA	VSS		Ī
R		VDD	A3	A0				A12/BC#	BA1	VDD		Ī
Τ		VSS	A5	A2				A1	A4	VSS		
J		VDD	A7	A9				A11	A6	VDD		
<b>V</b>	NC	VSS	RESET#	A13				A14	A8	VSS	NC	
N												
X					_				_			_
AA	NC	NC		NC				NC		NC	NC	
AB			_		_				=			
AC	NC	NC		NC				NC		NC	NC	
_		1	2	3	4	5	6	7	8	9		

ote 1: Green NC balls indicate mechanical support balls with no internal connection.

Any of the support ball locations may or may not be populated with a ball.

ote 2: This stacked ballout is intended to use only with stacked/dual-die packages, and does not apply to nonstacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated. MO - 207 Variation DW-z (x8) with support balls


## 1 2 3 4 5 6 7 8 9 A 0 0 0 + + + 0 0 0 B 0 0 0 + + + 0 0 0 C 0 0 0 + + + 0 0 0 E 0 0 0 + + + 0 0 0 F 0 0 0 + + + 0 0 0 H 0 0 0 + + + 0 0 0 K 0 0 0 + + + 0 0 0 L 0 0 0 + + + 0 0 0

MOOO+++000

NOOO+++000

MO-207 Variation DT-z (x8)

Populated ballBall not populated



## 2.6 Stacked / dual-die DDR3 SDRAM x16 Ballout using MO-207 (Top view: see balls through package)


	1	2	3	4	5	6	7	8	9	10	11	
Α	NC	NC	1	NC	1			NC	1	NC	NC	
В		•	_		_				_			
С			_	•	_							
D	NC	VDDQ	DQU5	DQU7				DQU4	VDDQ	VSS	NC	Α
E		VSSQ	VDD	VSS				DQSU#	DQU6	VSSQ		В
F		VDDQ	DQU3	DQU1				DQSU	DQU2	VDDQ		С
G		VSSQ	VDDQ	DMU				DQU0	VSSQ	VDD		D
Н		VSS	VSSQ	DQL0				DML	VSSQ	VDDQ		Е
J		VDDQ	DQL2	DQSL				DQL1	DQL3	VSSQ		F
K		VSSQ	DQL6	DQSL#				VDD	VSS	VSSQ		G
L		VREFDQ	VDDQ	DQL4				DQL7	DQL5	VDDQ		Н
М		ODT1	VSS	RAS#				CK	VSS	CKE1		J
N		ODT0	VDD	CAS#				CK#	VDD	CKE0		K
Р		CS1#	CS0#	WE#				A10/AP	ZQ0	ZQ1		L
R		VSS	BA0	BA2				A15	VREFCA	VSS		М
Т		VDD	A3	A0				A12	BA1	VDD		Ν
U		VSS	A5	A2				A1	A4	VSS		Р
V		VDD	A7	A9				A11	A6	VDD		R
W	NC	VSS	RESET#	A13				A14	A8	VSS	NC	Т
Υ	<u>-</u>				-							
AA												
AB	NC	NC		NC				NC		NC	NC	
		1	2	3	4	5	6	7	8	9		

te 1: Green NC balls indicate mechanical support balls with no internal connection.

Any of the support ball locations may or may not be populated with a ball.

MO - 207 Variation DU-z (x16) 1 2 3 4 5 6 7 8 9 A 000+++000 B 000+++000 c 000+++000 D 000+++000 E 000+++000 F000+++000 G 000+++000 H 000+++000 1000+++000 K000+++000 L000+++000 M 000+++000 N 000+++000 P 000+++000 O Populated ball R 000+++000 + Ball not populated T000+++000

MO - 207 Variation TBD (x16) with support balls



te 2: This stacked ballout is intended to use only with stacked/dual-die packages, and does not apply to nonstacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated.

### 2.7 Pinout Description

Table 1 — Input / output functional description

Symbol Type Function						
Symbol	Туре	Function				
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#.				
CKE	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK#, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.				
CS#	Input	Chip Select: All commands are masked when CS# is registered HIGH. CS# provides for external Rank selection on systems with multiple Ranks. CS# is considered part of the command code.				
ODT	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS# and DM/TDQS, NU/TDQS# (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x4/x8 configurations. For x16 configuration ODT is applied to each DQ, DQSU, DQSU#, DQSL#, DMU, and DML signal. The ODT pin will be ignored if MR1 is programmed to disable ODT.				
RAS#. CAS#. WE#	Input	Command Inputs: RAS#, CAS# and WE# (along with CS#) define the command being entered.				
DM, (DMU), (DML)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS# is enabled by Mode Register A11 setting in MR1.				
BA0 - BA2	Input	Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.				
A0 - A15	Input	Address Inputs: Provide the row address for Active commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC# have additional functions, see below). The address inputs also provide the op-code during Mode Register Set commands.				
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.				
A12 / BC#	Input	Burst Chop: A12 / BC# is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.				
RESET#	Input	Active Low Asynchronous Reset: Reset is active when RESET# is LOW, and inactive when RESET# is HIGH. RESET# must be HIGH during normal operation. RESET# is a CMOS rail to rail signal with DC high and low at 80% and 20% of $V_{DD}$ , i.e. 1.20V for DC high and 0.30V for DC low.				
DQ	Input / Output	Data Input/ Output: Bi-directional data bus.				

## 2 DDR3 SDRAM Package Pinout and Addressing (cont'd) 2.7 Pinout Description (Cont.)

Table 1 — Input / output functional description

Symbol	Туре	Function					
DQU, DQL, DQS, DQS#, DQSU, DQSU#, DQSL, DQSL#	Input / Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS, DQSL, and DQSU are paired with differential signals DQS#, DQSL#, and DQSU#, respectively, to provide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.					
TDQS, TDQS#	Output	Termination Data Strobe: TDQS/TDQS# is applicable for x8 DRAMs only. When enabled via Mode Register A11 = 1 in MR1, the DRAM will enable the same termination resistance function on TDQS/TDQS# that is applied to DQS/DQS#. When disabled via mode register A11 = 0 in MR1, DM/TDQS will provide the data mask function and TDQS# is not used. x4/x16 DRAMs must disable the TDQS function via mode register A11 = 0 in MR1.					
NC		No Connect: No internal electrical connection is present.					
$V_{\mathrm{DDQ}}$	Supply	DQ Power Supply: 1.5 V +/- 0.075 V					
$V_{SSQ}$	Supply	DQ Ground					
$V_{DD}$	Supply	Power Supply: 1.5 V +/- 0.075 V					
V <sub>SS</sub>	Supply	Ground					
$V_{REFDQ}$	Supply	Reference voltage for DQ					
V <sub>REFCA</sub>	Supply	Reference voltage					
ZQ	Supply	Reference Pin for ZQ calibration					
	Note: Input only pins (BA0-BA2, A0-A15, RAS#, CAS#, WE#, CS#, CKE, ODT, and RESET#) do not supply termination.						

### 2.8 DDR3 SDRAM Addressing

### 2.8.1 512Mb

Configuration	128Mb x 4	64Mb x 8	32Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BL switch on the fly	A12/BC#	A12/BC#	A12/BC#
Row Address	A0 - A12	A0 - A12	A0 - A11
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size <sup>1</sup>	1 KB	1 KB	2 KB

### 2.8.2 1Gb

Configuration	256Mb x 4	128Mb x 8	64Mb x 16	
# of Banks	8	8	8	
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2	
Auto precharge	A10/AP	A10/AP	A10/AP	
BL switch on the fly	A12/BC#	A12/BC#	A12/BC#	
Row Address	A0 - A13	A0 - A13	A0 - A12	
Column Address	A0 - A9,A11	A0 - A9	A0 - A9	
Page size <sup>1</sup>	1 KB	1 KB	2 KB	

### 2.8.3 2Gb

Configuration	512Mb x 4	256Mb x 8	128Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BL switch on the fly	A12/BC#	A12/BC#	A12/BC#
Row Address	A0 - A14	A0 - A14	A0 - A13
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size <sup>1</sup>	1 KB	1 KB	2 KB

### 2.8.4 4Gb

Configuration	1Gb x 4	512Mb x 8	256Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BL switch on the fly	A12/BC#	A12/BC#	A12/BC#
Row Address	A0 - A15	A0 - A15	A0 - A14
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size <sup>1</sup>	1 KB	1 KB	2 KB

## 2 DDR3 SDRAM Package Pinout and Addressing (cont'd)2.8 DDR3 SDRAM Addressing (Cont.)

#### 2.8.5 8Gb

Configuration	2Gb x 4	1Gb x 8	512Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BL switch on the fly	A12/BC#	A12/BC#	A12/BC#
Row Address	A0 - A15	A0 - A15	A0 - A15
Column Address	A0 - A9, A11, A13	A0 - A9, A11	A0 - A9
Page size <sup>1</sup>	2 KB	2 KB	2 KB

Notes: 1. Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows:

page size =  $2^{\text{COLBITS}} * \text{ORG} \div 8$ 

where

COLBITS = the number of column address bits

ORG = the number of I/O (DQ) bits

#### 3 Functional Description

#### 3.1 Simplified State Diagram

This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.




Figure 1 — Simplified State Diagram

Table 2 — State Diagram Command Definitions

Abbreviation	Function	Abbreviation	Function	Abbreviation	Function			
ACT	Active	Read	RD, RDS4, RDS8	PDE	Enter Power-down			
PRE	Precharge	Read A	RDA, RDAS4, RDAS8	PDX	Exit Power-down			
PREA	Precharge All	Write	WR, WRS4, WRS8	SRE	Self-Refresh entry			
MRS	Mode Register Set	Write A	WRA, WRAS4, WRAS8	SRX	Self-Refresh exit			
REF	Refresh	RESET#	Start RESET Procedure	MPR	Multi-Purpose Register			
	Note: See "Command Truth Table" on page 29 for more details.							

#### 3.2 Basic Functionality

The DDR3 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM. The DDR3 SDRAM uses a 8n prefetch architecture to achieve high-speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of four or eight in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be activated (BA0-BA2 select the bank; A0-A15 select the row; refer to "DDR3 SDRAM Addressing" on page 11 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions and device operation.

#### 3.3 RESET and Initialization Procedure

#### 3.3.1 Power-up Initialization Sequence

The following sequence is required for POWER UP and Initialization.

- Apply power (RESET# is recommended to be maintained below 0.2 x VDD, (all other inputs may be undefined). RESET# needs to be maintained for minimum 200 us with stable power. CKE is pulled "Low" anytime before RESET# being deasserted (min. time 10 ns). The power voltage ramp time between 300 mv to VDDmin must be no greater than 200 ms; and during the ramp, VDD > VDDQ and (VDD VDDQ) < 0.3 volts.</li>
- VDD and VDDQ are driven from a single power converter output, AND
- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95 V max once power ramp is finished, AND
- Vref tracks VDDQ/2.

OR

- •Apply VDD without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.
- •The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
- After RESET# is de-asserted, wait for another 500 us until CKE becomes active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
- 3. Clocks (CK, CK#) need to be started and stabilized for at least 10 ns or 5 tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be meet. Also a NOP or Deselect command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 4. The DDR3 SDRAM will keep its on-die termination in high-impedance state during RESET# being asserted at least until CKE being registered high. Therefore, the ODT signal may be in undefined state until tIS before CKE being registered high. After that, the ODT signal must be keep inactive ("low") until the Power Up initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 5. After CKE being registered high, wait minimum of Reset CKE Exit time, tXPR, before issuing the first MRS command to load mode register. (tXPR=max (tXS; 5 x tCK)
- 6. Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1.)
- 7. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2, "High" to BA0 and BA1.)
- 8. Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1 BA2).
- 9. Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-2).
- 10. Issue ZQCL command to starting ZQ calibration.
- 11. Wait for both tDLLK and tZQinit completed.
- 12. The DDR3 SDRAM is now ready for normal operation.

#### 3.3 RESET and Initialization Procedure (cont'd)

#### 3.3.1 Power-up Initialization Sequence (cont'd)




Figure 2 — Reset and Initialization Sequence at Power-on Ramping

#### 3.3 RESET and Initialization Procedure (cont'd)

#### 3.3.2 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- 1. Asserted RESET below 0.2 \* VDD anytime when reset is needed (all other inputs may be undefined). RESET needs to be maintained for minimum 100 ns. CKE is pulled "LOW" before RESET being de-asserted (min. time 10 ns).
- 2. Follow Power-up Initialization Sequence step 2 to 11.
- 3. The Reset sequence is now completed, DDR3 SDRAM is ready for normal operation.




Figure 3 — Reset Procedure at Power Stable Condition

#### 3.4 Register Definition

#### 3.4.1 Programming the Mode Registers

For application flexibility, various functions, features and modes are programmable in four Mode Registers, provided by the DDR3 SDRAM, as user defined variables and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR#) are not defined, contents of Mode Registers must be fully initialized and/or re-initialized, i.e. written, after power up and/or reset for proper operation. Also the contents of the Mode Registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset do not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands shown in Figure 4.




Figure 4 — tMRD Timing

The MRS command to Non-MRS command delay, tMOD, is required for the DRAM to update the features, except DLL reset, and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DES shown in Figure 5.





Figure 5 — tMOD Timing

The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e. all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is high prior to writing into the mode register. The mode registers are divided into various fields depending on the functionality and/or modes.

#### 3.4 Register Definition (cont'd)

#### 3.4.2 Mode Register MR0

The mode register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR and DLL control for precharge Power-Down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on CS#, RAS#, CAS#, WE#, BA0, BA1, and BA2, while controlling the states of address pins according to Figure .



<sup>\*1:</sup> BA2 and A13~A15 are RFU and must be programmed to 0 during MRS.

Figure 6 — MR0 Definition

#### 3.4.2.1 Burst Length, Type and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The burst type is selected via bit A3 as shown in Figure 6. The ordering of accesses within a burst is determined by the burst length, burst type, and the starting column address as shown in Table 3. The burst length is defined by bits A0-A1. Burst length options include fixed BC4, fixed BL8, and 'on the fly' which allows BC4 or BL8 to be selected coincident with the registration of a Read or Write command via A12/BC#.

<sup>\*2 :</sup> WR(write recovery for autoprecharge)min in clock cycles is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns]/tCK[ns]). The WR value in the mode register must be programmed to be equal or larger than WRmin. The programmed WR value is used with tRP to determine tDAL.

#### 3.4 Register Definition (cont'd)

#### 3.4.2 Mode Register MR0 (cont'd)

Table 3 — Burst Type and Burst Order

Burst Length	READ/ WRITE	Starting Column ADDRESS (A2,A1,A0)	burst type = Sequential (decimal) A3 = 0	burst type = Interleaved (decimal) A3 = 1	Notes
4	READ	0 0 0	0,1,2,3,T,T,T,T	0,1,2,3,T,T,T,T	1, 2, 3
Chop		0 0 1	1,2,3,0,T,T,T,T	1,0,3,2,T,T,T,T	1, 2, 3
		0 1 0	2,3,0,1,T,T,T,T	2,3,0,1,T,T,T,T	1, 2, 3
		0 1 1	3,0,1,2,T,T,T,T	3,2,1,0,T,T,T,T	1, 2, 3
		100	4,5,6,7,T,T,T,T	4,5,6,7,T,T,T,T	1, 2, 3
		1 0 1	5,6,7,4,T,T,T	5,4,7,6,T,T,T,T	1, 2, 3
		1 1 0	6,7,4,5,T,T,T,T	6,7,4,5,T,T,T,T	1, 2, 3
		1 1 1	7,4,5,6,T,T,T,T	7,6,5,4,T,T,T,T	1, 2, 3
	WRITE	0,V,V	0,1,2,3,X,X,X,X	0,1,2,3,X,X,X,X	1, 2, 4, 5
		1,V,V	4,5,6,7,X,X,X,X	4,5,6,7,X,X,X,X	1, 2, 4, 5
8	READ	0 0 0	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	2
		0 0 1	1,2,3,0,5,6,7,4	1,0,3,2,5,4,7,6	2
		0 1 0	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5	2
		0 1 1	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4	2
		1 0 0	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3	2
		1 0 1	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2	2
		1 1 0	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1	2
		1 1 1	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0	2
	WRITE	V,V,V	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	2, 4

- Notes: 1. In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on-the-fly via A12/BC#, the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.
  - 2. 2) 0...7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.
  - 3. T: Output driver for data and strobes are in high impedance.
  - 4. V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.
  - 5. X: Don't Care.

#### **3.4.2.2 CAS Latency**

The CAS Latency is defined by MR0 (bits A9-A11) as shown in Figure 6. CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the first bit of output data. DDR3 SDRAM does not support any half clock latencies. The overall Read Latency (RL) is defined as Additive Latency (AL) + CAS Latency (CL); RL = AL + CL. For more information on the supported CL and AL settings based on the operating clock frequency, refer to "Standard Speed Bins" on page 147. For detailed Read operation refer to "READ Operation" on page 54.

#### 3.4.2.3 Test Mode

The normal operating mode is selected by MR0 (bit A7 = 0) and all other bits set to the desired values shown in Figure . Programming bit A7 to a '1' places the DDR3 SDRAM into a test mode that is only used by the DRAM Manufacturer and should NOT be used. No operations or functionality is guaranteed if A7 = 1.

## 3.4 Register Definition (cont'd) 3.4.2 Mode Register MR0 (cont'd)

#### 3.4.2.4 DLL Reset

The DLL Reset bit is self-clearing, meaning it returns back to the value of '0' after the DLL reset function has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Any time the DLL reset function is used, tDLLK must be met before any functions that require the DLL can be used (i.e. Read commands or ODT synchronous operations).

#### 3.4.2.5 Write Recovery

The programmed WR value MR0 (bits A9, A10, and A11) is used for the auto precharge feature along with tRP to determine tDAL WR(write recovery for auto-precharge)min in clock cycles is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns]/tCK[ns]). The WR must be programmed to be equal or larger than tWR(min).


#### 3.4.2.6 Precharge PD DLL

MR0 (bit A12) is used to select the DLL usage during precharge power-down mode. When MR0(A12 = 0), or 'slow-exit', the DLL is frozen after entering precharge power-down (for potential power savings) and upon exit requires tXPLL to be met prior to the next valid command. When MR0(A12 = 1), or 'fast-exit', the DLL is maintained after entering precharge power-down and upon exiting power-down requires tXP to be met prior to the next valid command.

#### 3.4 Register Definition (cont'd)

#### 3.4.3 Mode Register MR1

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, Rtt\_Nom impedance, additive latency, Write leveling enable, TDQS enable and Qoff. The Mode Register 1 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA0 and low on BA1 and BA2, while controlling the states of address pins according to Figure .



\* 1 : BA2 and A8, A10, and A13 ~ A15 are RFU and must be programmed to 0 during MRS.

Figure 7 — MR1 Definition

#### 3.4 Register Definition (cont'd) 3.4.3 Mode Register MR1 (cont'd)

#### 3.4.3.1 DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having the DLL disabled. During normal operation (DLL-on) with MR1 (A0 = 0), the DLL is automatically disabled when entering Self-Refresh operation and is automatically re-enabled upon exit of Self-Refresh operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a Read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSCK, tAON or tAOF parameters. During tDLLK, CKE must continuously be registered high. DDR3 SDRAM does not require DLL for any Write operation. For more detailed information on DLL Disable operation refer to "DLL-off Mode" on page 33.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT\_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt\_WR, MR2{A10, A9}={0,0}, to disable Dynamic ODT externally.

#### 3.4.3.2 Output Driver Impedance Control

The output driver impedance of the DDR3 SDRAM device is selected by MR1 (bits A1 and A5) as shown in Figure .

#### 3.4.3.3 ODT Rtt Values

#### 3.4.3.4 Additive Latency (AL)

Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidths in DDR3 SDRAM. In this operation, the DDR3 SDRAM allows a read or write command (either with or without autoprecharge) to be issued immediately after the active command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings. A summary of the AL register options are shown in Table .

A4	A3	AL
0	0	0 (AL Disabled)
0	1	CL - 1
1	0	CL - 2
1	1	Reserved

Table 4 — Additive Latency (AL) Settings

**Note:** AL has a value of CL - 1 or CL - 2 as per the CL values programmed in the MR0 register.

#### 3.4.3.5 Write leveling

For better signal integrity, DDR3 memory module adopted fly by topology for the commands, addresses, control signals and clocks. The fly by topology has benefits from reducing number of stubs and their length but in other aspect, causes flight time skew between clock and strobe at every DRAM on DIMM. It makes it difficult for the Controller to maintain tDQSS, tDSS and tDSH specification. Therefore, the controller should support 'write leveling' in DDR3 SDRAM to compensate the skew. See 4.8 "Write Leveling" on page 38 for more details.

JEDEC Standard No. 79-3 Page 24

#### 3.4 Register Definition (cont'd)

#### 3.4.3 Mode Register MR1 (cont'd)

#### 3.4.3.6 Output Disable

The DDR3 SDRAM outputs may be enabled/disabled by MR1 (bit A12) as shown in Figure . When this feature is enabled (A12 = 1), all output pins (DQs, DQS, DQS#, etc.) are disconnected from the device removing any loading of the output drivers. This feature may be useful when measuring module power for example. For normal operation, A12 should be set to '0'.

#### 3.4.3.7 TDQS, TDQS#

TDQS (Termination Data Strobe) is a feature of X8 DDR3 SDRAM that provides additional termination resistance outputs that may be useful in some system configurations.

TDQS is not supported in X4 or X16 configurations. When enabled via the mode register, the same termination resistance function is applied to the TDQS/TDQS# pins that is applied to the DQS/DQS# pins.

In contrast to the RDQS function of DDR2 SDRAM, TDQS provides the termination resistance function only. The data strobe function of RDQS is not provided by TDQS.

The TDQS and DM functions share the same pin. When the TDQS function is enabled via the mode register, the DM function is not supported. When the TDQS function is disabled, the DM function is provided and the TDQS# pin is not used. See Table 5 for details.

The TDQS function is available in X8 DDR3 SDRAM only and must be disabled via the mode register A11=0 in MR1 for X4 and X16 configurations.

Table 5 — TDQS, TDQS# Function Matrix

MR1(A11)	DM / TDQS	NU / TDQS
0 (TDQS Disabled)	DM	Hi-Z
1 (TDQS Enabled)	TDQS	TDQS#

Notes:


- 1. If TDQS is enabled, the DM function is disabled.
- 2. When not used, TDQS function can be disabled to save termination power.
- 3. TDQS function is only available for X8 DRAM and must be disabled for X4 and X16.

#### 3 Functional Description (cont'd)

#### 3.4 Register Definition (cont'd)

#### 3.4.4 Mode Register MR2

The Mode Register MR2 stores the data for controlling refresh related features, Rtt\_WR impedance, and CAS write latency. The Mode Register 2 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and low on BA0 and BA2, while controlling the states of address pins according to the table below.



\* 1: BA2, A5, A8, A11 ~ A15 are RFU and must be programmed to 0 during MRS.

Figure 8 — MR2 Definition

JEDEC Standard No. 79-3 Page 26

3.4 Register Definition (cont'd) 3.4.4 Mode Register MR2 (cont'd)

#### 3.4.4.1 Partial Array Self-Refresh (PASR)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in Figure will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

#### 3.4.4.2 CAS Write Latency (CWL)

The CAS Write Latency is defined by MR2 (bits A3-A5), as shown in Figure . CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data. DDR3 SDRAM does not support any half clock latencies. The overall Write Latency (WL) is defined as Additive Latency (AL) + CAS Write Latency (CWL); WL = AL + CWL. For more information on the supported CWL and AL settings based on the operating clock frequency, refer to "Standard Speed Bins" on page 147. For detailed Write operation refer to "WRITE Operation" on page 62.

#### 3.4.4.3 Auto Self-Refresh (ASR) and Self-Refresh Temperature (SRT)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. For more details refer to "Extended Temperature Usage" on page 42. DDR3 SDRAM's must support Self-Refresh operation at all supported temperatures. Applications requiring Self-Refresh operation in the Extended Temperature Range must use the optional ASR function or program the SRT bit appropriately.

#### 3.4.4.4 Dynamic ODT (Rtt\_WR)


DDR3 SDRAM introduces a new feature "Dynamic ODT". In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. MR2 Register locations A9 and A10 configure the Dynamic ODT setings. If RTT\_Nom is disabled by setting MR1 (bits A2, A6, and A9) to "0", RTT\_WR is also disabled; in Write leveling mode, only RTT Nom is available. For details on Dynamic ODT operation, refer to "Dynamic ODT" on page 87.

#### 3 Functional Description (cont'd)

#### 3.4 Register Definition (cont'd)

#### 3.4.5 Mode Register MR3

The Mode Register MR3 controls Multi purpose registers. The Mode Register 3 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.



MR2

MR3

0

1

1

Figure 9 — MR3 Definition

<sup>\* 1 :</sup> BA2, A3 - A15 are RFU and must be programmed to 0 during MRS.

<sup>\* 2 :</sup> The predefined pattern will be used for read synchronization.

<sup>\* 3 :</sup> When MPR control is set for normal operation (MR3 A[2] = 0) then MR3 A[1:0] will be ignored.

JEDEC Standard No. 79-3 Page 28

3.4 Register Definition (cont'd) 3.4.5 Mode Register MR3 (cont'd)

## 3.4.5.1 Multi-Purpose Register (MPR)

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. To enable the MPR, a MODE Register Set (MRS) command must be issued to MR3 Register with bit A2 = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP/tRPA met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2 = 0). Power-Down mode, Self-Refresh, and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode. For detailed MPR operation refer to "Multi Purpose Register" on page 44.

## 4.1 Command Truth Table

(a) note 1,2,3,4 apply to the entire Command Truth Table

(b) Note 5 applies to all Read/Write command

 $[BA=Bank\ Address,\ RA=Rank\ Address,\ CA=Column\ Address,\ BC\#=Burst\ Chop,\ X=Don't\ Care,\ V=Valid]$ 

Table 6 — Command Truth Table

	Alabaranda	Ck	Œ					BA0-	A13-	140	440	A0-	
Function	Abbrevia tion	Previou s Cycle	Current Cycle	CS#	RAS#	CAS#	WE#	BA3	A15	A12- BC#	A10- AP	A9, A11	Notes
Mode Register Set	MRS	Н	Н	L	L	L	L	BA		OP (	Code		
Refresh	REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self Refresh Entry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	7,9,12
Self Refresh Exit	SRX	L	Н	H L	V H	V H	V H	V	V	V	V	V	7,8,9,1
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	ВА	V	V	L	V	
Precharge all Banks	PREA	Н	Н	L	L	Н	L	V	V	V	Н	V	
Bank Activate	ACT	Н	Н	L	L	Н	Н	BA	R	ow Add	ress (R	A)	
Write (Fixed BL8 or BC4)	WR	Н	Н	L	Н	L	L	BA	RFU	V	L	CA	
Write (BC4, on the Fly)	WRS4	Н	Н	L	Н	L	L	BA	RFU	L	L	CA	
Write (BL8, on the Fly)	WRS8	Н	Н	L	Н	L	L	BA	RFU	Н	L	CA	
Write with Auto Precharge (Fixed BL8 or BC4)	WRA	Н	Н	L	Н	L	L	ВА	RFU	V	Н	CA	
Write with Auto Precharge (BC4, on the Fly)	WRAS4	Н	Н	L	Н	L	L	BA	RFU	L	Н	CA	
Write with Auto Precharge (BL8, on the Fly)	WRAS8	Н	Н	L	Н	L	L	BA	RFU	Н	Н	CA	
Read (Fixed BL8 or BC4)	RD	Н	Н	L	Н	L	Н	BA	RFU	V	L	CA	
Read (BC4, on the Fly	RDS4	Н	Н	L	Н	L	Н	BA	RFU	L	L	CA	
Read (BL8, on the Fly)	RDS8	Н	Н	L	Н	L	Н	BA	RFU	Н	L	CA	
Read with Auto Precharge (Fixed BL8 or BC4)	RDA	Н	Н	L	Н	L	Н	ВА	RFU	٧	Н	CA	
Read with Auto Precharge (BC4, on the Fly)	RDAS4	Н	Н	L	Н	L	Н	BA	RFU	L	Н	CA	
Read with Auto Precharge (BL8, on the Fly)	RDAS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	Н	CA	
No Operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	V	10
Device Deselected	DES	Н	Н	Н	Х	Х	Х	Χ	Χ	Χ	Х	Χ	11
Power Down Entry	PDE	Н	L	L H	H V	H V	H V	٧	٧	٧	٧	٧	6,12
Power Down Exit	PDX	L	Н	L H	H V	H V	H V	V	V	V	V	V	6,12
ZQ Calibration Long	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Х	Н	Х	

## 4.1 Command Truth Table (cont'd)

	Abbrevia	CKE						BA0-	A13-	A12-	A10-	A0-	
Function	tion	Previou s Cycle	Current Cycle	CS#	RAS#	CAS#	WE#	BA3	A15	BC#	AP	A9, A11	Notes
ZQ Calibration Short	ZQCS	Н	Н	L	Н	Н	L	Х	Χ	Χ	Г	Χ	

Notes: 1. All DDR3 SDRAM commands are defined by states of CS#, RAS#, CAS#, WE# and CKE at the rising edge of the clock. The MSB of BA, RA and CA are device density and configuration dependant.

- 2. RESET# is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.
- 3. Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.
- 4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".
- Burst reads or writes cannot be terminated or interrupted and Fixed/on the Fly BL will be defined by MRS.
- 6. The Power Down Mode does not perform any refresh operation.
- 7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 8. Self Refresh Exit is asynchronous.
- 9. VREF(Both VrefDQ and VrefCA) must be maintained during Self Refresh operation.
- 10. The No Operation command should be used in cases when the DDR3 SDRAM is in an idle or wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a pervious operation that is still executing, such as a burst read or write cycle.
- 11. The Deselect command performs the same function as No Operation command.
- 12. Refer to the CKE Truth Table for more detail with CKE transition.

#### 4.2 CKE Truth Table

#### Table 7 — CKE Truth Table

- a) Notes 1-7 apply to the entire CKE Truth Table.
- b) For Power-down entry and exit parameters See 4.16 "Power-Down Modes" on page 72.
- c) CKE low is allowed only if tMRD and tMOD are satisfied.

	CH	(E			
Current State <sup>2</sup>	Previous Cycle <sup>1</sup> (N-1)	Current Cycle <sup>1</sup> (N)	Command (N) <sup>3</sup> RAS#, CAS#, WE#, CS#	Action (N) <sup>3</sup>	Notes
Power-Down	L	L	Х	Maintain Power-Down	14, 15
Powel-Down	L	Н	DESELECT or NOP	Power-Down Exit	11,14
Self-Refresh	L	L	Х	Maintain Self-Refresh	15,16
Sell-Reliesii	L	Н	DESELECT or NOP	Self-Refresh Exit	8,12,16
Bank(s) Active	Н	L	DESELECT or NOP	Active Power-Down Entry	11,13,14
Reading	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Writing	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Precharging	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Refreshing	Н	L	DESELECT or NOP	Precharge Power-Down Entry	11
All Banks Idle	Н	L	DESELECT or NOP	Precharge Power-Down Entry	11,13,14,18
	Н	L	REFRESH	Self-Refresh	9,13,18
Fo	r more details with	all signals See 4	1.1 "Command Truth Table" o	on page 29.	10

- Notes: 1. CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
  - 2. Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge N.
  - 3. COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here.
  - All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this
    document.
  - The state of ODT does not affect the states described in this table. The ODT function is not available during Self-Refresh.
  - CKE must be registered with the same value on tCKEmin consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the tCKEmin clocks of registeration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + tCKEmin + tIH
  - 7. DESELECT and NOP are defined in the Command Truth Table.
  - On Self-Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXS period. Read or ODT commands may be issued only after tXSDLL is satisfied.
  - 9. Self-Refresh mode can only be entered from the All Banks Idle state.
  - 10. Must be a legal command as defined in the Command Truth Table.
  - 11. Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
  - 12. Valid commands for Self-Refresh Exit are NOP and DESELECT only.
  - 13. Self-Refresh can not be entered during Read or Write operations. For a detailed list of restrictions See 4.15 "Self-Refresh Operation" on page 70 and See 4.16 "Power-Down Modes" on page 72.
  - 14. The Power-Down does not perform any refresh operations.
  - 15. "X" means "don't care" (including floating around VREF) in Self-Refresh and Power-Down. It also applies to Address pins.
  - 16. VREF (Both Vref\_DQ and Vref\_CA) must be maintained during Self-Refresh operation.
  - 17. If all banks are closed at the conclusion of the read, write or precharge command, then Precharge Power-Down is entered, otherwise Active Power-Down is entered.
  - 18. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) as well as all Self-Refresh exit and Power-Down Exit parameters are satisfied (tXS, tXP, tXPDLL, etc).

## 4.3 No OPeration (NOP) Command

The No OPeration (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (CS# LOW and RAS#, CAS#, and WE# HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

## 4.4 Deselect Command

The DESELECT function (CS# HIGH) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

#### 4.5 DLL-off Mode

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit set back to "0". The MR1 A0 bit for DLL control can be switched either during initialization or later. Refer to "Input clock frequency change" on page 36


The DLL-off Mode operations listed below are an optional feature for DDR3. The maximum clock frequency for DLL-off Mode is specified by the parameter tCKDLL\_OFF. There is no minimum frequency limit besides the need to satisfy the refresh interval, tREFI.

Due to latency counter and timing restrictions, only one value of CAS Latency (CL) in MR0 and CAS Write Latency (CWL) in MR2 are supported. The DLL-off mode is only required to support setting of both CL=6 and CWL=6.

DLL-off mode will affect the Read data Clock to Data Strobe relationship (tDQSCK), but not the Data Strobe to Data relationship (tDQSQ, tQH). Special attention is needed to line up Read data to controller time domain.

Comparing with DLL-on mode, where tDQSCK starts from the rising clock edge (AL+CL) cycles after the Read command, the DLL-off mode tDQSCK starts (AL+CL - 1) cycles after the read command. Another difference is that tDQSCK may not be small compared to tCK (it might even be larger than tCK) and the difference between tDQSCKmin and tDQSCKmax is significantly larger than in DLL-on mode. tDQSCK(DLL\_off) values are vendor specific.

The timing relations on DLL-off mode READ operation have shown at following Timing Diagram (CL=6, BL=8):



The tDQSCK is used here for DQS and DQ to have a simplified diagram; the DLL\_off shift will affect both timings in the same way and the skew between all DQ and DQS signals will still be tDQSQ;

Figure 10 — DLL-off mode READ Timing Operation

#### 4.6 DLL on/off switching procedure

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit set back to "0".

#### 4.6.1 DLL "on" to DLL "off" Procedure

To switch from DLL "on" to DLL "off" requires the frequency to be changed during Self-Refresh outlined in the following procedure:

- Starting from Idle state (All banks pre-charged, all timings fulfilled, and DRAMs On-die Termination resistors, RTT, must be in high impedance state before MRS to MR1 to disable the DLL.)
- 2. Set MR1 bit A0 to "1" to disable the DLL.
- 3. Wait tMOD.
- 4. Enter Self Refresh Mode; wait until (tCKSRE) is satisfied.
- 5. Change frequency, in guidance with "Input clock frequency change" on page 36.
- 6. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- 7. Starting with the Self Refresh Exit command, ODT must continuously be registered low and CKE must continuously be registered high until all tMOD timings from any MRS command are satisfied.
- 8. Wait tXS, then set Mode Registers with appropriate values (especially an update of CL, CWL and WR may be necessary. A ZQCL command may also be issued after tXS)
- 9. Wait for tMOD, then DRAM is ready for next command.




Figure 11 — DLL Switch Sequence from DLL-on to DLL-off

# 4 DDR3 SDRAM Command Description and Operation (cont'd) 4.6 DLL on/off switching procedure (cont'd)

#### 4.6.2 DLL "off" to DLL "on" Procedure

To switch from DLL "off" to DLL "on" (with required frequency change) during Self-Refresh:

- Starting from Idle state (All banks pre-charged, all timings fulfilled and DRAMs On-die Termination resistors (RTT) must be in high impedance state before Self-Refresh mode is entered.)
- Enter Self Refresh Mode, wait until tCKSRE satisfied.
- 3. Change frequency, in guidance with "Input clock frequency change" on page 36.
- 4. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- Starting with the Self Refresh Exit command, ODT must continuously be registered low and CKE must continuously be registered high until all tDLLK timing from subsequent DLL Reset command is satisfied.
- 6. Wait tXS, then set MR1 bit A0 to "0" to enable the DLL.
- 7. Wait tMRD, then set MR0 bit A8 to "1" to start DLL Reset.
- 8. Wait tMRD, then set Mode Registers with appropriate values (especially an update of CL, CWL and WR may be necessary. After tMOD satisfied from any proceeding MRS command, a ZQCL command may also be issued during or after tDLLK.)
- Wait for tMOD, then DRAM is ready for next command (Remember to wait tDLLK after DLL Reset before applying command requiring a locked DLL!). In addition, wait also for tZQoper in case a ZQCL command was issued.




Figure 12 — DLL Switch Sequence from DLL Off to DLL On

## 4.7 Input clock frequency change

Once the DDR3 SDRAM is initialized, the DDR3 SDRAM requires the clock to be "stable" during almost all states of normal operation. This means once the clock frequency has been set and is to be in the "stable state", the clock period is not allowed to deviate except for what is allowed for by the clock jitter and SSC (spread spectrum clocking) specifications.

The input clock frequency can be changed from one stable clock rate to another stable clock rate under two conditions: (1) Self-Refresh mode and (2) Precharge Power-down mode. Outside of these two modes, it is illegal to change the clock frequency.

For the first condition, once the DDR3 SDRAM has been successfully placed in to Self-Refresh mode and <sup>t</sup>CKSRE has been satisfied, the state of the clock becomes a don't care. Once a don't care, changing the clock frequency is permissible, provided the new clock frequency is stable prior to <sup>t</sup>CKSRX. When entering and exiting Self-Refresh mode for the sole purpose of changing the clock frequency, the Self-Refresh entry and exit specifications must still be met as outlined in See 4.15 "Self-Refresh Operation" on page 70. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. Any frequency change below the minimum operating frequency would require the use of DLL\_on- mode -> DLL off-mode transition sequence, refer to "DLL on/off switching procedure" on page 34.

The second condition is when the DDR3 SDRAM is in Precharge Power-down mode (either fast exit mode or slow exit mode). ODT must be at a logic LOW ensuring Rtt is in an off state prior to entering Precharge Power-down mode and CKE must be at a logic LOW. A minimum of <sup>t</sup>CKSRE must occur after CKE goes LOW before the clock frequency may change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. During the input clock frequency change, ODT and CKE must be held at stable LOW levels. Once the input clock frequency is changed, stable new clocks must be provided to the DRAM <sup>t</sup>CKSRX before Precharge Power-down may be exited; after Precharge Power-down is exited and tXP has expired, the DLL must be RESET via MRS. Depending on the new clock frequency additional MRS commands may need to be issued to appropriately set the WR, CL, and CWL with CKE continuously registered high. During DLL re-lock period, ODT must remain LOW and CKE must remain HIGH. After the DLL lock time, the DRAM is ready to operate with new clock frequency. This process is depicted in Figure 13 on page 37.

## 4.7 Input clock frequency change (cont'd)




Figure 13 — Change Frequency during Precharge Power-down

#### 4.8 Write Leveling

For better signal integrity, DDR3 memory module adopted fly by topology for the commands, addresses, control signals and clocks. The fly by topology has benefits from reducing number of stubs and their length but in other aspect, causes flight time skew between clock and strobe at every DRAM on DIMM. It makes it difficult for the Controller to maintain tDQSS, tDSS and tDSH specification. Therefore, the controller should support 'write leveling' in DDR3 SDRAM to compensate the skew.

Write leveling is a scheme to adjust DQS to CK relationship by the controller, with a simple feedback provided by the DRAM. The memory controller involved in the leveling must have adjustable delay setting on DQS to align the rising edge of DQS with that of the clock at the DRAM pin. DRAM asynchronously feeds back CK, sampled with the rising edge of DQS, through the DQ bus. The controller repeatedly delays DQS until a transition from 0 to 1 is detected. The DQS delay established through this exercise would ensure tDQSS, tDSS and tDSH specification. A conceptual timing of this scheme is shown as below.




Figure 14 — Write leveling concept

DQS/DQS# driven by the controller during leveling mode must be terminated by the DRAM based on ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

One or more data bits should carry the leveling feedback to the controller across the DRAM configurations X4, X8, and X16. On a X16 device, both byte lanes should be leveled independently. Therefore, a separate feedback mechanism should be available for each byte lane. The upper data bits should provide the feedback of the upper diff\_DQS(diff\_UDQS) to clock relationship whereas the lower data bits would indicate the lower diff\_DQS(diff\_LDQS) to clock relationship.

#### 4.8.1 DRAM setting for write leveling & DRAM termination function in that mode

DRAM enters into Write leveling mode if A7 in MR1 set 'High' and after finishing leveling, DRAM exits from write leveling mode if A7 in MR1 set 'Low' (Table 8). Note that in write leveling mode, only DQS/DQS# terminations are activated and deactivated via ODT pin not like normal operation (Table 9).

## 4.8 Write Leveling (cont'd)

#### 4.8.1 DRAM setting for write leveling & DRAM termination function in that mode (cont'd)

Table 8 — MR setting involved in the leveling procedure

Function	MR1	Enable	Disable
Write leveling enable	A7	1	0
Output buffer mode (Qoff)	A12	0	1

Table 9 — DRAM termination function in the leveling mode

ODT pin @DRAM	DQS/DQS# termination	DQs termination		
De-asserted	Off	Off		
Asserted	On	Off		

Note:

In Write Leveling Mode with its output buffer disabled (MR1[bit7] = 1 with MR1[bit12] = 1) all RTT\_Nom settings are allowed; in Write Leveling Mode with its output buffer enabled (MR1[bit7] = 1 with MR1[bit12] = 0) only RTT Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed.

#### 4.8.2 Procedure Description


Memory controller initiates Leveling mode of all DRAMs by setting bit 7 of MR1 to 1. With entering write leveling mode, the DQ pins are in undefined driving mode. During write leveling mode, only NOP or DESELECT commands are allowed. Since the controller levels one rank at a time, the output of other rank must be disabled by setting MR1 bit A12 to 1. Controller may assert ODT after tMOD, time at which DRAM is ready to accept the ODT signal.

Controller may drive DQS low and DQS# high after a delay of tWLDQSEN, at which time DRAM has applied on-die termination on these signals. After tDQSL and tWLMRD, controller provides a single DQS, DQS# edge which is used by the DRAM to sample CK driven from controller. tWLMRD(max) timing is controller dependent.

DRAM samples CK status with rising edge of DQS and provides feedback on all the DQ bits asynchronously after tWLO timing. There is a DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits; there are no read strobes (DQS/DQS#) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement DQS delay setting and launches the next DQS/DQS# pulse after some time, which is controller dependent. Once a 0 to 1 transition is detected, the controller locks DQS delay setting and write leveling is achieved for the device. Figure 15 describes the timing diagram and parameters for the overall Write Leveling procedure.

#### 4.8 Write Leveling (cont'd)

#### 4.8.2 Procedure Description (cont'd)



Notes: 1. DRAM has the option to drive leveling feedback on a prime DQ or all DQs. If feedback is driven only on one DQ, the remaining DQs must be driven low, as shown in above Figure, and maintained at this state through out the level-

ing procedure.

2. MRS: Load MR1 to enter write leveling mode

- 3. NOP: NOP or deselect
- 4. diff\_DQS is the differential data strobe (DQS, DQS#). Timing reference points are the zero crossings. DQS is shown with solid line, DQS# is shown with dotted line
- 5. CK/CK#: CK is shown with solid dark line, where as CK# is drawn with dotted line.
- 6. DQS needs to fulfill minimum pulse width requirements tDQSH(min) and tDQSL(min) as defined for regular Writes; the max pulse width is system dependent.

Figure 15 — Timing details of Write leveling sequence [DQS is capturing CK low at T1 and CK high at T2

#### 4.8 Write Leveling (cont'd)

#### 4.8.3 Write Leveling Mode Exit

The following sequence describes how Write Leveling Mode should be exited:

After the last rising strobe (see ~T111) edge, stop driving the strobe signals (see ~T128). Note: From now on, DQ pins are in undefined driving mode, and will remain undefined, until tMOD after the respective MR command (T145).

Drive ODT pin low (tIS must be satisfied) and keep it low. (see T128).

After the RTT is switched off, disable Write Level Mode via MR command (see T132).

4. After tMOD is satisfied (T145), a any valid command may be registered. (MR commands may already be issued after tMRD (T136).




Figure 16 — Timing details of Write leveling exit

#### 4.9 Extended Temperature Usage

Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material:

- a. Auto Self-refresh supported
- b. Extended Temperature Range supported
- c. Double refresh required for operation in the Extended Temperature Range (applies only for devices supporting the Extended Temperature Range)

Table 10 — Mode Register Description

Field	Bits	Description
ASR	MR2(A6)	Auto Self-Refresh (ASR) (Optional) when enabled, DDR3 SDRAM automatically provides Self-Refresh power management functions for all supported operating temperature values. If not enabled, the SRT bit must be programmed to indicate T <sub>OPER</sub> during subsequent Self-Refresh operation  0 = Manual SR Reference (SRT) 1 = ASR enable (optional)
SRT	MR2(A7)	Self-Refresh Temperature (SRT) Range  If ASR = 0, the SRT bit must be programmed to indicate T <sub>OPER</sub> during subsequent Self-Refresh operation  If ASR = 1, SRT bit must be set to 0 <sub>b</sub> 0 = Normal operating temperature range 1 = Extended (optional) operating temperature range

#### 4.9.1 Auto Self-Refresh mode - ASR Mode (optional)

DDR3 SDRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit  $A6 = 1_b$  and MR2 bit  $A7 = 0_b$ . The DRAM will manage Self-Refresh entry in either the Normal or Extended (optional) Temperature Ranges. In this mode, the DRAM will also manage Self-Refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

If the ASR option is not supported by the DRAM, MR2 bit A6 must be set to 0<sub>b</sub>.

If the ASR mode is not enabled (MR2 bit.A6 =  $0_b$ ), the SRT bit (MR2 A7) must be manually programmed with the operating temperature range required during Self-Refresh operation.

Support of the ASR option does not automatically imply support of the Extended Temperature Range.

Please refer to the supplier data sheet and/or the DIMM SPD for Extended Temperature Range and Auto Self-Refresh option availability.

## 4.9.2 Self-Refresh Temperature Range - SRT

SRT applies to devices supporting Extended Temperature Range only. If  $ASR = 0_b$ , the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If  $SRT = 0_b$ , then the DRAM will set an appropriate refresh rate for Self-Refresh operation in the Normal Temperature Range. If  $SRT = 1_b$  then the DRAM will set an appropriate, potentially different, refresh rate to allow Self-Refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.

For parts that do not support the Extended Temperature Range, MR2 bit A7 must be set to  $0_b$  and the DRAM should not be operated outside the Normal Temperature Range.

# 4.9 Extended Temperature Usage (cont'd)

# 4.9.2 Self-Refresh Temperature Range - SRT (cont'd)

Please refer to the supplier data sheet and/or the DIMM SPD for Extended Temperature Range availability.

Table 11 — Self-Refresh mode summary

MR2 A[6]	MR2 A[7]	Self-Refresh operation	Allowed Operating Temperature Range for Self-Refresh Mode
0	0	Self-refresh rate appropriate for the Normal Temperature Range	Normal (0 - 85 °C)
0	1	Self-refresh rate appropriate for either the Normal or Extended Temperature Ranges. The DRAM must support Extended Temperature Range. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.	Normal and Extended (0 - 95 °C)
1	0	ASR enabled (for devices supporting ASR and Normal Temperature Range). Self-Refresh power consumption is temperature dependent	Normal (0 - 85 °C)
1	0	ASR enabled (for devices supporting ASR and Extended Temperature Range). Self-Refresh power consumption is temperature dependent	Normal and Extended (0 - 95 °C)
1	1	Illegal	

## 4.10 Multi Purpose Register

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. The basic concept of the MPR is shown in Figure 17.




Figure 17 — MPR Block Diagram

To enable the MPR, a MODE Register Set (MRS) command must be issued to MR3 Register with bit A2 = 1, as shown in Table 12. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP/tRPA met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. The resulting operation when a RD or RDA command is issued is defined by MR3 bits A[1:0] when the MPR is enabled as shown in Table 13. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2 = 0). Power-Down mode, Self-Refresh, and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.

Table 12 — MPR MR3 Register Definition

MR3 A[2]	MR3 A[1:0]	Function
MPR	MPR-Loc	
0b	don't care (0b or 1b)	Normal operation, no MPR transaction. All subsequent Reads will come from DRAM array. All subsequent Write will go to DRAM array.
1b	See Table 13	Enable MPR mode, subsequent RD/RDA commands defined by MR3 A[1:0].

#### 4.10 Multi Purpose Register (cont'd)

#### 4.10.1 MPR Functional Description

- One bit wide logical interface via all DQ pins during READ operation.
- Register Read on x4:
  - DQ[0] drives information from MPR.
  - DQ[3:1] either drive the same information as DQ[0], or they drive 0b.
- Register Read on x8:
  - DQ[0] drives information from MPR.
  - DQ[7:1] either drive the same information as DQ[0], or they drive 0b.
- · Register Read on x16:
  - DQL[0] and DQU[0] drive information from MPR.
  - DQL[7:1] and DQU[7:1] either drive the same information as DQL[0], or they drive 0b.
- Addressing during for Multi Purpose Register reads for all MPR agents:
  - BA[2:0]: don't care
  - A[1:0]: A[1:0] must be equal to '00'b. Data read burst order in nibble is fixed
  - A[2]: For BL=8, A[2] must be equal to 0b, burst order is fixed to [0,1,2,3,4,5,6,7], \*) For Burst Chop 4 cases, the burst order is switched on nibble base A[2]=0b, Burst order: 0,1,2,3 \*) A[2]=1b, Burst order: 4,5,6,7 \*)
  - A[9:3]: don't care
  - A10/AP: don't care
  - A12/BC: Selects burst chop mode on-the-fly, if enabled within MR0.
  - A11, A13,... (if available): don't care
- Regular interface functionality during register reads:
  - Support two Burst Ordering which are switched with A2 and A[1:0]=00b.
  - Support of read burst chop (MRS and on-the-fly via A12/BC)
  - All other address bits (remaining column address bits including A10, all bank address bits) will be ignored by the DDR3 SDRAM.
  - Regular read latencies and AC timings apply.
  - DLL must be locked prior to MPR Reads.

**Note:** \*) Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.

# 4.10.1 MPR Functional Description (cont'd)




Figure 18 — MPR Functional Block Diagram (x4 config)




Figure 19 — MPR Functional Block Diagram (x8 config)

# 4.10.1 MPR Functional Description (cont'd)




Figure 20 — MPR Functional Block Diagram (x16 config)

#### 4.10 Multi Purpose Register (cont'd)

#### 4.10.2 MPR Register Address Definition

Table 13 provides an overview of the available data locations, how they are addressed by MR3 A[1:0] during a MRS to MR3, and how their individual bits are mapped into the burst order bits during a Multi Purpose Register Read.

Table 13 — MPR MR3 Register Address Definition

MR3 A[2]	MR3 A[1:0]	Function	Burst Length	Read Address A[2:0]	Burst Order and Data Pattern			
		Dood Drodofined	BL8	000b	Burst order 0,1,2,3,4,5,6,7 Pre-defined Data Pattern [0,1,0,1,0,1,0,1]			
1b	00b	Read Predefined Pattern for System Calibration	BC4	000b	Burst order 0,1,2,3 Pre-defined Data Pattern [0,1,0,1]			
			BC4	100b	Burst order 4,5,6,7 Pre-defined Data Pattern [0,1,0,1]			
	1b 01b	RFU	BL8	000b	Burst order 0,1,2,3,4,5,6,7			
1b			BC4	000b	Burst order 0,1,2,3			
			BC4	100b	Burst order 4,5,6,7			
		RFU	BL8	000b	Burst order 0,1,2,3,4,5,6,7			
1b	10b		BC4	000b	Burst order 0,1,2,3			
			BC4	100b	Burst order 4,5,6,7			
		RFU	BL8	000b	Burst order 0,1,2,3,4,5,6,7			
1b	11b		BC4	000b	Burst order 0,1,2,3			
			BC4	100b	Burst order 4,5,6,7			
	Note: Burst order bit 0 is assigned to LSB and the burst order bit 7 is assigned to MSB of the selected MPR agent							

selected MPR agent.

#### 4.10.3 Relevant Timing Parameters

The following AC timing parameters are important for operating the Multi Purpose Register: tRP, tMRD, tMOD, and tMPRR. For more details refer to "Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600" on page 143.

#### 4.10.4 Protocol Example

Protocol Example (This is one example):

Read out predetermined read-calibration pattern.

Description: Multiple reads from Multi Purpose Register, in order to do system level read timing calibration based on predetermined and standardized pattern.

#### Protocol Steps:

- Precharge All.
- · Wait until tRP is satisfied.
- MRS MR3, Opcode "A2 = 1b" and "A[1:0] = 00b"
  - · Redirect all subsequent reads into the Multi Purpose Register, and load Pre-defined pattern into
- Wait until tMRD and tMOD are satisfied (Multi Purpose Register is then ready to be read). During the period MR3 A2 =1, no data write operation is allowed.
- Read:
  - A[1:0] = '00'b (Data burst order is fixed starting at nibble, always 00b here)
  - A[2] = '0'b (For BL=8, burst order is fixed as 0,1,2,3,4,5,6,7)
  - A12/BC = 1 (use regular burst length of 8)
  - All other address pins (including BA[2:0] and A10/AP): don't care
- After RL = AL + CL, DRAM bursts out the predefined Read Calibration Pattern.
- Memory controller repeats these calibration reads until read data capture at memory controller is optimized.

- · After end of last MPR read burst, wait until tMPRR is satisfied.
- MRS MR3, Opcode "A2 = 0b" and "A[1:0] = valid data but value are don't care"
  - All subsequent read and write accesses will be regular reads and writes from/to the DRAM array.
- · Wait until tMRD and tMOD are satisfied.
- Continue with "regular" DRAM commands, like activate a memory bank for regular read or write access,...




Figure 21 — MPR Readout of predefined pattern, BL8 fixed burst order, single readout




Figure 22 — MPR Readout of predefined pattern, BL8 fixed burst order, back-to-back readout




Figure 23 — MPR Readout predefined pattern, BC4, lower nibble then upper nibble




Figure 24 — MPR Readout of predefined pattern, BC4, upper nibble then lower nibble

#### 4.11 ACTIVE Command

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0-BA2 inputs selects the bank, and the address provided on inputs A0-A15 selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

#### 4.12 PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (tRP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

#### 4.13 READ Operation

## 4.13.1 READ Burst Operation

During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

$$A12 = 0$$
, BC4 (BC4 = burst chop, tCCD = 4)

A12 = 1, BL8

A12 is used only for burst length control, not as a column address.




Figure 25 — READ Burst Operation RL = 5 (AL = 0, CL = 5, BL8)




Figure 26 — READ Burst Operation RL = 5 (AL = 0, CL = 5, BL8)

## 4.13 READ Operation (cont'd)

#### 4.13.2 READ Timing Definitions

(Applied when the DLL is enabled and locked)

## 4.13.2.1 DDR3 Clock to Data Strobe relationship

(See Figure 27)


Rising data strobe edge parameters:

- tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, CK#.
- tDQSCK is the actual position of a rising strobe edge relative to CK, CK#.
- tQSH describes the data strobe high pulse width.

Falling data strobe edge parameters:

tQSL describes the data strobe low pulse width.

tLZ(DQS), tHZ(DQS) for preamble/postamble (see 4.13.2.3 and Figure 29)



NOTES: Within a burst, rising strobe edge is not necessarily fixed to be always at tDQSCK(min) or tDQSCK(max). Instead, rising strobe edge can vary between tDQSCK(min) and tDQSCK(max). The DQS high pulse width is defined by tQSH and the DQS low pulse width is defined by tQSL Likewise, tLZ(DQS)min and tHZ(DQS)min are not tied to tDQSCKmin (early strobe case) and tLZ(DQS)max and tHZ(DQS)max are not tied to tDQSCKmax (late strobe case); However,

The minimum pulse width of read preamble is defined by tRPRE(min). The minimum pulse width of read postamble is defined by tRPST(min).

Figure 27 — Clock to Data Strobe Relationship

#### 4.13 READ Operation (cont'd)

4.13.2 READ Timing Definitions (cont'd)

#### 4.13.2.2 DDR3 Data Strobe to Data relationship

(See Figure 28)

Rising data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

tDQSQ; both rising/falling edges of DQS, no tAC defined




Figure 28 — Data Strobe to Data Relationship

#### 4.13.2.3 tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation

tHZ and tLZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ). Figure 29 shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as singled ended.




Figure 29 — tLZ and tHZ method for calculating transitions and endpoints

# 4.13 READ Operation (cont'd) 4.13.2 READ Timing Definitions (cont'd)

#### 4.13.2.4 tRPRE Calculation

Method for calculating differential pulse widths for tRPRE.

Figure is TBD

Figure 30 — Method for calculating tRPRE transitions and endpoints

#### 4.13.2.5 tRPST Calculation

Method for calculating differential pulse widths for tRPST.






Figure 31 — Method for calculating tRPST transitions and endpoints



NOTE: 1. BL8, RL = 5 (CL = 5, AL = 0)

- Dout n (or b) = data-out from column n (or column b).
- NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ commands at T0 and T4.


## Figure 32 — READ (BL8) to READ (BL8)



**NOTE:** 1. **BC4**, RL = 5 (CL = 5, AL = 0)


- 2. DOUT n (or b) = data-out from column n (or column b).
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- BC4 setting activated by either MR0[A1:0 = 10] or MR0[A1:0 = 01] and A12 = 0 during READ commands at T0 and T4.

Figure 33 — READ (BC4) to READ (BC4)



BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ command at T0 and WRITE command at T6.

## Figure 34 — READ (BL8) to WRITE (BL8)



NOTE: 1. BC4, RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0)


DOUT n = data-out from column, DIN b = data-in from column b.


NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. Dout n = data-out from column, Din b = data-in from column b.

NOP commands are shown for ease of illustration; other commands may be valid at these times.
 BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T0 and WRITE command at T4.

Figure 35 — READ (BC4) to WRITE (BC4) OTF






NOTE: 1. RL = 5 (CL = 5, AL = 0)

DOUT n (or b) = data-out from column n (or column b). 3.

NOP commands are shown for ease of illustration; other commands may be valid at these times.

BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T0. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during READ command at T4.


Figure 37 — READ (BC4) to READ (BL8) OTF



NOTE: 1. RL = 5 (CL = 5, AL = 0), WL = 5 (CWL - 1, AL = 0)

- 2. DOUT n = data-out from column, DIN b = data-in from column b.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T0.
   BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during WRITE command at T4.

## Figure 38 — READ (BC4) to WRITE (BL8) OTF



NOTE: 1. RL = 5 (CL = 5, AL = 0), WL = 5 (CWL= 5, AL = 0)

- 2. DOUT n = data-out from column, DIN b = data-in from column b.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during READ command at T0.
   BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T6.

Figure 39 — READ (BL8) to WRITE (BC4) OTF

#### 4 DDR3 SDRAM Command Description and Operation (cont'd)

#### 4.14 WRITE Operation

## 4.14.1 DDR3 Burst Operation

During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

A12 = 0, BC4 (BC4 = burst chop, tCCD = 4)

A12 = 1, BL8

A12 is used only for burst length control, not as a column address.

## 4.14.2 WRITE Timing Violations

#### 4.14.2.1 Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure the DRAM works properly.

However, it is desirable for certain minor violations that the DRAM is guaranteed not to "hang up" and errors be limited to that particular operation. (for reference: add more motivation here later, or refer to the "Read Synchronization" section if available)

For the following, it will be assumed that there are no timing violations w.r.t. to the Write command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned below.

### 4.14.2.2 Data Setup and Hold Violations

Should the data to strobe timing requirements (tDS, tDH) be violated, for any of the strobe edges associated with a write burst, then wrong data might be written to the memory location addressed with this WRITE command.

In the example (Figure 4.14.2.4 on page 63), the relevant strobe edges for write burst A are associated with the clock edges: T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5.

Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

### 4.14.2.3 Strobe to Strobe and Strobe to Clock Violations

Should the strobe timing requirements (tDQSH, tDQSL, tWPRE, tWPST) or the strobe to clock timing requirements (tDSS, tDSH, tDQSS) be violated, for any of the strobe edges associated with a Write burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

In the example (Figure 4.14.2.4 on page 63) the relevant strobe edges for Write burst A are associated with the clock edges: T4, T4.5, T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5 and T9. Any timing requirements starting or ending on one of these strobe edges need to be fulfilled for a valid burst. For Write burst B the relevant edges are T8, T8.5, T9, T9.5, T10, T10.5, T11, T11.5, T12, T12.5 and T13. Some edges are associated with both bursts.

# 4.14 WRITE Operation(cont'd) 4.14.2 WRITE Timing Violations (cont'd)

## **4.14.2.4 Write Timing Parameters**

This drawing is for example only to enumerate the strobe edges that "belong" to a Write burst. No actual timing violations are shown here. For a valid burst all timing parameters for each edge of a burst need to be satisfied (not only for one edge - as shown).]




Figure 40 — Write Timing Parameters

#### 4.14 WRITE Operation (cont'd)

## 4.14.2 WRITE Timing Violations (cont'd)




Figure 41 — WRITE Burst Operation WL = 5 (AL = 0, CWL = 5, BL8)




Figure 42 — WRITE Burst Operation WL = 9 (AL = CL-1, CWL = 5, BL8)

## 4.14 WRITE Operation (cont'd)

#### 4.14.2 WRITE Timing Violations (cont'd)




Figure 43 — WRITE (BC4) to READ (BC4) Operation




Figure 44 — WRITE (BC4) to PRECHARGE Operation

## 4.14 WRITE Operation (cont'd)

## 4.14.2 WRITE Timing Violations (cont'd)




Figure 45 — DDR3 Write Timing Definition





Figure 46 — WRITE (BL8) to WRITE (BL8)



BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0 and T4.

Figure 47 — WRITE (BC4) to WRITE (BC4) OTF





Figure 48 — WRITE (BL8) to READ (BC4/BL8) OTF



RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0)


DIN n = data-in from column n; DOUT b = data-out from column b.

NOP commands are shown for ease of illustration; other commands may be valid at these times. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0.

READ command at T11 can be either BC4 or BL8 depending on MR0[A1:0] and A12 status at T13.


READ command at T11 can be either BC4 or BL8 depending on A12 status at T13.

Figure 49 — WRITE (BC4) to READ (BC4/BL8) OTF



- DIN n (or b) = data-in from column n (or column b).
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during WRITE command at T0. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T4.

## Figure 50 — WRITE (BL8) to WRITE (BC4) OTF



NOTE: 1. WL = 5 (CWL = 5, AL = 0)

- DIN n (or b) = data-in from column n (or column b).
- NOP commands are shown for ease of illustration; other commands may be valid at these times.
- BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during WRITE command at T4.

Figure 51 — WRITE (BC4) to WRITE (BL8) OTF

#### 4 DDR3 SDRAM Command Description and Operation (cont'd)

#### 4.15 Self-Refresh Operation

The Self-Refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the system is powered down. When in the Self-Refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh-Entry (SRE) Command is defined by having CS#, RAS#, CAS#, and CKE held low with WE# high at the rising edge of the clock.

Before issuing the Self-Refresh-Entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. Also, on-die termination must be turned off before issuing Self-Refresh-Entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the Self-Refresh Entry command or using MRS to MR1 command. Once the Self-Refresh Entry command is registered, CKE must be held low to keep the device in Self-Refresh mode. During normal operation (DLL on), MR1(A0 = 0), the DLL is automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) upon exiting Self-Refresh.

When the DDR3 SDRAM has entered Self-Refresh mode, all of the external control signals, except CKE and RESET#, are "don't care". For proper Self-Refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VRefCA and VRefDQ) must be at valid levels. The DRAM initiates a minimum of one Refresh command internally within tCKE period once it enters Self-Refresh mode.

The clock is internally disabled during Self-Refresh Operation to save power. The minimum time that the DDR3 SDRAM must remain in Self-Refresh mode is tCKE. The user may change the external clock frequency or halt the external clock tCKSRE after Self-Refresh entry is registered, however, the clock must be restarted and stable tCKSRX before the device can exit Self-Refresh operation.

The procedure for exiting Self-Refresh requires a sequence of events. First, the clock must be stable prior to CKE going back HIGH. Once a Self-Refresh Exit command (SRX, combination of CKE going high and either NOP or Deselect on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress. Before a command which requires a locked DLL can be applied, a delay of at least tXSDLL and applicable ZQCAL function requirements (TBD) must be satisfied.

CKE must remain HIGH for the entire Self-Refresh exit period tXSDLL for proper operation except for Self-Refresh re-entry. Upon exit from Self-Refresh, the DDR3 SDRAM can be put back into Self-Refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or deselct commands must be registered on each positive clock edge during the Self-Refresh exit interval tXS. ODT must be turned off during tXSDLL.

The use of Self-Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self-Refresh mode. Upon exit from Self-Refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into Self-Refresh Mode.

- 4 DDR3 SDRAM Command Description and Operation (cont'd)
- 4.15 Self-Refresh Operation (cont'd)




Figure 52 — Self-Refresh Entry/Exit Timing

#### 4 DDR3 SDRAM Command Description and Operation (cont'd)

#### 4.16 Power-Down Modes

#### 4.16.1 Power-Down Entry and Exit

Power-down is synchronously entered when CKE is registered low (along with NOP or Deselect command). CKE is not allowed to go low while mode register set command, MPR operations, ZQCAL operations, DLL locking or read / write operation are in progress. CKE is allowed to go low while any of other operations such as row activation, precharge or auto-precharge and refresh are in progress, but power-down IDD spec will not be applied until finishing those operations. Timing diagrams are shown in Figures 53 through Figures 66 with details for entry and exit of Power-Down.

The DLL should be in a locked state when power-down is entered for fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper read operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well proper DLL operation with any CKE intensive operations as long as DRAM controller complies with DRAM specifications.

During Power-Down, if all banks are closed after any in progress commands are completed, the device will be in precharge Power-Down mode; if any bank is open after in progress commands are completed, the device will be in active Power-Down mode.

Entering power-down deactivates the input and output buffers, excluding CK, CK#, ODT, CKE and RESET#. To protect DRAM internal delay on CKE line to block the input signals, multiple NOP or Deselect commands are needed during the CKE switch off and cycle(s) after, this timing period are defined as tCPDED. CKE\_low will result in deactivation of command and address receivers after tCPDED has expired.

Status of DRAM	MRS bit A12	DLL	PD Exit	Relevant Parameters
Active (A bank or more Open)	Don't Care	On	Fast	tXP to any valid command
Pre Charged (All banks Precharged)	0	Off	Slow	tXP to any valid command. Since it is in precharge state, commands here will be ACT, AR, MRS/EMRS, PR or PRA tXPDLL to commands who need DLL to operate, such as RD, RDA or ODT control line.
Pre Charged (All Banks Precharged)	1	On	Fast	tXP to any valid command

Table 14 — Power-Down Entry Definitions

Also, the DLL is disabled upon entering precharge power-down (Slow Exit Mode), but the DLL is kept enabled during precharge power-down (Fast Exit Mode) or active power-down. In power-down mode, CKE low, RESET# high and a stable clock signal must be maintained at the inputs of the DDR3 SDRAM, and ODT should be in a valid state but all other input signals are "Don't Care" (If RESET# goes low during Power-Down, the DRAM will be out of PD mode and into reset state.) CKE low must be maintained until tCKE has been satisfied. Power-down duration is limited by 9 times tREFI of the device.

The power-down state is synchronously exited when CKE is registered high (along with a NOP or Deselect command). CKE high must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP and/or tXPDLL after CKE goes high. Power-down exit latency is defined at AC spec table of this data sheet.

# 4.16 Power-Down Modes (cont'd) 4.16.1 Power-Down Entry and Exit (cont'd)

Active Power Down Entry and Exit timing diagram example is shown below. Note, all existing Power Down "entry to exit" timing diagrams using tCKE will be updated to tPD and use the values listed in the above table (including Precharge Power Down drawings). Note, this ballot does not affect the "exit to entry/re-entry" condition which still uses tCKE (shown between states Tn and Tx).




Figure 53 — Active Power-Down Entry and Exit Timing Diagram

- 4 DDR3 SDRAM Command Description and Operation (cont'd)
- 4.16 Power-Down Modes (cont'd)
- 4.16.2 Timing Diagrams for CKE with PD Entry, PD Exit with Read, READ with Auto Precharge, Write and Write with Auto Precharge, Activate, Precharge, Refresh, MRS:




Figure 54 — Power-Down Entry after Read and Read with Auto Precharge




Figure 55 — Power-Down Entry After Write with Auto Precharge

## 4.16.2 Timing Diagrams (cont'd)





Figure 56 — Power-Down Entry after Write



Note: VAL command at T0 is ACT, NOP, DES or Precharge with still one bank remaining open after completion of precharge command.

Figure 57 — Active Power-Down Entry and Exit Timing Diagram




Figure 58 — Precharge Power-Down (Fast Exit Mode) Entry and Exit




Figure 59 — Precharge Power-Down (Slow Exit Mode) Entry and Exit




Figure 60 — Refresh Command to Power-Down Entry




Figure 61 — Active Command to Power-Down Entry




Figure 62 — Precharge/Precharge all Command to Power-Down Entry

## 4.16.2 Timing Diagrams (cont'd)




Figure 63 — MRS Command to Power-Down Entry

Table 15 — Timing Values tXXXPDEN Parameters

Status of DRAM	Last Command before CKE_low	Parameter	Parameter Value	Unit	Notes
Idle or Active	Activate	tACTPDEN	1	tCK	
Idle or Active	Precharge	tPRPDEN	1	tCK	
Active	RD/RDA	tRDPDEN	RL + 4 + 1	tCK	
Active	WR for BL8OTF, BL8MRS, BC4OTF, BC4MRS	tWRPDEN	WL + 4 + (tWR / tCK)	tCK	1
Active	WRA for BL8OTF, BL8MRS, BC4OTF, BC4MRS	tWRAPDEN	WL + 4 + WR + 1	tCK	2
Idle	Refresh	tREFPDEN	1	tCK	
Idle	Mode Register Set	tMRSPDEN	tMOD		

Notes: 1. tWR is defined in ns, for calculation of tWRPDEN, it is necessary to round up tWR / tCK to next integer.

2. WR in clock cycles as programmed in mode register.




Figure 64 — Power-Down Entry/Exit Clarifications - Case 1

#### 4.16.2 Timing Diagrams (cont'd)

#### Case 2:

For certain CKE intensive operations, for example, repeated "PD Exit - Refresh - PD Entry" sequence, the number of clock cycles between PD Exit and PD Entry may be insufficient to keep the DLL updated. Therefore the following conditions must be met in addition to tCKE in order to maintain proper DRAM operation when commands other than NOP or DES Refresh command is issued in between PD Exit and PD Entry.

Power down mode can be used in conjunction with Refresh command if the following conditions are met:

- 1. tXP must be satisfied before issuing the command
- tXPDLL must be satisfied (referenced to registration of PD exit) before next power down can be entered.




Figure 65 — Power-Down Entry/Exit Clarifications - Case 2

## 4.16.2 Timing Diagrams (cont'd)

## Case 3:

If an early PD Entry is issued after Refresh command, once PD Exit is issued, NOP or DES with CKE High must be issued until tRFC from the Refresh command is satisfied. This means CKE can not be registered low twice within tRFC window.




Figure 66 — Power-Down Entry/Exit Clarifications - Case 3

#### 5 On-Die Termination (ODT)

ODT (On-Die Termination) is a feature of the DDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS, DQS# and DM for x4 and x8 configuration (and *TDQS*, *TDQS# for X8 configuration*, when enabled via A11=1 in MR1) via the ODT control pin. For x16 configuration, ODT is applied to each DQU, DQSU, DQSU#, DQSL#, DMU and DML signal via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices. More details about ODT control modes and ODT timing modes can be found further down in this document:

- The ODT control modes are described in 5.1.
- The ODT synchronous mode is described in 5.2
- The dynamic ODT feature is described in 5.3
- The ODT asynchronous mode is described in 5.4
- The transitions between ODT synchronous and asynchronous are described in 5.4.1 through 5.4.4

The ODT feature is turned off and not supported in Self-Refresh mode.

A simple functional representation of the DRAM ODT feature is shown in Figures 67.




Figure 67 — Functional Representation of ODT

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information, see below. The value of RTT is determined by the settings of Mode Register bits (see Figure on page 22). The ODT pin will be ignored if the Mode Register MR1 is programmed to disable ODT and in self-refresh mode.

#### 5.1 ODT Mode Register and ODT Truth Table

The ODT Mode is enabled if either of MR1 bits A2 or A6 or A9 are non zero. In this case, the value of RTT is determined by the settings of those bits (see Figure on page 22).

Application: Controller sends WR command together with ODT asserted.

- One possible application: The rank that is being written to provides termination.
- DRAM turns ON termination if it sees ODT asserted (except ODT is disabled by MR).
- DRAM does not use any write or read command decode information.
- The Termination Truth Table is shown in Table 16.

Table 16 — Termination Truth Table

ODT pin	DRAM Termination State		
0	OFF		
1	ON, (OFF, if disabled by MR1 bits A2, A6 and A9 in general)		

#### 5. On-Die Termination (ODT) (cont'd)

#### 5.2 Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the power-down definition, these modes are:

- · Any bank active with CKE high
- · Refresh with CKE high
- Idle mode with CKE high
- Active power down mode (regardless of MR0 bit A12)
- Precharge power down mode if DLL is enabled during precharge power down by MR0 bit A12.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT\_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

In synchronous ODT mode, RTT will be turned on ODTLon clock cycles after ODT is sampled high by a rising clock edge and turned off ODTLoff clock cycles after ODT is registered low by a rising clock edge. The ODT latency is tied to the write latency (WL) by: ODTLon = WL - 2; ODTLoff = WL - 2.

#### 5.2.1 ODT Latency and Posted ODT

In Synchronous ODT Mode, the Additive Latency (AL) programmed into the Mode Register (MR1) also applies to the ODT signal. The DRAM internal ODT signal is delayed for a number of clock cycles defined by the Additive Latency (AL) relative to the external ODT signal. ODTLon = CWL + AL - 2; ODTLoff = CWL + AL - 2. For details, refer to DDR3 SDRAM latency definitions.

Table 17 — ODT Latency

Symbol	Parameter	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Unit
ODTLon	ODT turn on Latency		WL - 2 = C	WL + AL - 2		+
ODTLoff	ODT turn off Latency		WL - 2 = C	WL + AL - 2		<sup>l</sup> CK

#### 5.2.2 Timing Parameters

In synchronous ODT mode, the following timing parameters apply (see also Figures 68):

ODTLon, ODTLoff,  $t_{AON,min,max}$ ,  $t_{AOF,min,max}$ .

Minimum RTT turn-on time ( $t_{AON}$ min) is the point in time when the device leaves high impedance and ODT resistance begins to turn on. Maximum RTT turn on time ( $t_{AON}$ max) is the point in time when the ODT resistance is fully on. Both are measured from ODTLon.

Minimum RTT turn-off time ( $t_{AOF}$ min) is the point in time when the device starts to turn off the ODT resistance. Maximum RTT turn off time ( $t_{AOF}$ max) is the point in time when the on-die termination has reached high impedance. Both are measured from ODTLoff.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL = 4) or ODTH8 (BL = 8) after the Write command (see Figure 69). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a Write command until ODT is registered low.

# 5.2 Synchronous ODT Mode (cont'd)5.2.2 Timing Parameters (cont'd)




Figure 68 — Synchronous ODT Timing Example for AL = 3; CWL = 5; ODTLon = AL + CWL - 2 = 6.0; ODTLoff = AL + CWL - 2 = 6




Figure 69 — Synchronous ODT example with BL = 4, WL = 7.

### 5.2 Synchronous ODT Mode (cont'd)

#### 5.2.2 Timing Parameters (cont'd)

ODT must be held high for at least ODTH4 after assertion (T1); ODT must be kept high ODTH4 (BL = 4) or ODTH8 (BL = 8) after Write command (T7). ODTH is measured from ODT first registered high to ODT first registered low, or from registration of Write command with ODT high to ODT registered low. Note that although ODTH4 is satisfied from ODT registered high at T6 ODT must not go low before T11 as ODTH4 must also be satisfied from the registration of the Write command at T7.

## 5.2.3 ODT during Reads:

As the DDR3 SDRAM can not terminate and drive at the same time, RTT must be disabled at least half a clock cycle before the read preamble by driving the ODT pin low appropriately. RTT may nominally not be enabled until one clock cycle after the end of the post-amble as shown in the example in Figure 70. Note that ODT may be disabled earlier before the Read and enabled later after the Read than shown in this example in Figure 70.




Figure 70 — ODT must be disabled externally during Reads by driving ODT low. (example: CL = 6; AL = CL - 1 = 5; RL = AL + CL = 11; CWL = 5; ODTLon = CWL + AL - 2 = 8; ODTLoff = CWL + AL - 2 = 8)

#### 5 On-Die Termination (ODT) (cont'd)

#### 5.3 Dynamic ODT

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. This requirement is supported by the "Dynamic ODT" feature as described as follows:

#### 5.3.1 Functional Description:

The Dynamic ODT Mode is enabled if bit (A9) or (A10) of MR2 is set to '1'. The function is described as follows:

- Two RTT values are available: RTT Nom and RTT WR.
  - The value for RTT\_Nom is preselected via bits A[9,6,2] in MR1.
  - The value for RTT\_WR is preselected via bits A[10,9] in MR2.
- During operation without write commands, the termination is controlled as follows:
  - Nominal termination strength RTT\_Nom is selected.
  - Termination on/off timing is controlled via ODT pin and latencies ODTLon and ODTLoff.
- When a write command (WR, WRA, WRS4, WRS8, WRAS4, WRAS8) is registered, and if Dynamic ODT is enabled, the termination is controlled as follows:
- A latency ODTLcnw after the write command, termination strength RTT WR is selected.
- A latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the write command, termination strength RTT\_Nom is selected.
- Termination on/off timing is controlled via ODT pin and ODTLon, ODTLoff.

Table 18 shows latencies and timing parameters which are relevant for the on-die termination control in Dynamic ODT mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt\_WR, MR2{A10, A9}={0,0}, to disable Dynamic ODT externally.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL = 4) or ODTH8 (BL = 8) after the Write command (see Figure 69). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a Write command until ODT is registered low.

Table 18 — Latencies and timing parameters relevant for Dynamic ODT

Name and Description	Abbr.	Defined from	Defined to	Definition for all DDR3 speed bins	Unit
ODT turn-on Latency	ODTLon	registering external ODT signal high	turning termination on	ODTLon = WL – 2	t <sub>CK</sub>
ODT turn-off Latency	ODTLoff	registering external ODT signal low	turning termination off	ODTLoff = WL – 2	t <sub>CK</sub>
ODT Latency for changing from RTT_Nom to RTT_WR	ODTLcnw	registering external write command	change RTT strength from RTT_Nom to RTT_WR	ODTLcnw = WL - 2	t <sub>CK</sub>
ODT Latency for change from RTT_WR to RTT_Nom (BL = 4)	ODTLcwn4	registering external write command	change RTT strength from RTT_WR to RTT_Nom	ODTLcwn4 = 4 + ODTLoff	t <sub>CK</sub>
ODT Latency for change from RTT_WR to RTT_Nom (BL = 8)	ODTLcwn8	registering external write command	change RTT strength from RTT_WR to RTT_Nom	ODTLcwn8 = 6 + ODTLoff	tCK(avg)

JEDEC Standard No. 79-3 Page 88

## 5.3 Dynamic ODT (cont'd)

## 5.3.1 Functional Description (cont'd)

Table 18 — Latencies and timing parameters relevant for Dynamic ODT

Name and Description	Abbr.	Defined from	Defined to	Definition for all DDR3 speed bins	Unit
minimum ODT high time after ODT assertion	ODTH4	registering ODT high	ODT registered low	ODTH4 = 4	tCK(avg)
minimum ODT high time after Write (BL = 4)	ODTH4	registering Write with ODT high	ODT registered low	ODTH4 = 4	tCK(avg)
minimum ODT high time after Write (BL = 8)	ODTH8	registering Write with ODT high	ODT registered low	ODTH8 = 6	tCK(avg)
RTT change skew	t <sub>ADC</sub>	ODTLcnw ODTLcwn	RTT valid	$t_{ADC}(min) = 0.3 * tCK(avg)$ $t_{ADC}(max) = 0.7 * tCK(avg)$	tCK(avg)

Note: tAOF,nom and tADC,nom are  $0.5\ tCK$  (effectively adding half a clock cycle to ODTLoff, ODTcnw and ODTLcwn)

# 5 On-Die Termination (ODT) (cont'd)5.3 Dynamic ODT (cont'd)

## 5.3.2 ODT Timing Diagrams

The following pages provide exemplary timing diagrams as described in Table 19:

Table 19 — Timing Diagrams for "Dynamic ODT"

Figure and Page	Description
Figure 71 on page 89	Figure 71, Dynamic ODT: Behavior with ODT being asserted before and after the write.
Figure 1 on page 90	Figure 1, Dynamic ODT: Behavior without write command, AL = 0, CWL = 5.
Figure 72 on page 90	Figure 72, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles.
Figure 73 on page 91	Figure 73, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), AL = 0, CWL = 5.
Figure 74 on page 91	Figure 74, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 4 clock cycles.




Figure 71 — Dynamic ODT: Behavior with ODT being asserted before and after the write

**Note:** Example for BC4 (via MRS or OTF), AL = 0, CWL = 5. ODTH4 applies to first registering ODT high and to the registration of the Write command. In this example, ODTH4 would be satisfied if ODT went low at T8 (4 clocks after the Write command).

## 5.3 Dynamic ODT (cont'd)

## 5.3.2 ODT Timing Diagrams (cont'd)




Figure 1 — Dynamic ODT: Behavior without write command, AL = 0, CWL = 5

**Note:** ODTH4 is defined from ODT registered high to ODT registered low, so in this example, ODTH4 is satisfied; ODT registered low at T5 would also be legal.




Figure 72 — Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles

**Note:** Example for BL8 (via MRS or OTF), AL = 0, CWL = 5. In this example, ODTH8 = 6 is exactly satisfied.

# 5.3 Dynamic ODT (cont'd)5.3.2 ODT Timing Diagrams (cont'd)




Figure 73 — Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), AL = 0, CWL = 5.

**Note:** ODTH4 is defined from ODT registered high to ODT registered low, so in this example, ODTH4 is satisfied; ODT registered low at T5 would also be legal.




Figure 74 — Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 4 clock cycles

**Note:** Example for BC4 (via MRS or OTF), AL = 0, CWL = 5. In this example, ODTH4 = 4 is exactly satisfied.

#### 5 On-Die Termination (ODT) (cont'd)

### 5.4 Asynchronous ODT Mode

Asynchronous ODT mode is selected when DRAM runs in DLLon mode, but DLL is temporarily disabled (i.e. frozen) in precharge power-down (by MR0 bit A12). Based on the power down mode definitions, this is currently (comment: update editorially after everything is set and done...): Precharge power down mode if DLL is disabled during precharge power down by MR0 bit A12.

In asynchronous ODT timing mode, internal ODT command is NOT delayed by Additive Latency (AL) relative to the external ODT command.

In asynchronous ODT mode, the following timing parameters apply (see Figure 75):  $t_{\rm AONPD,min,max}$ ,  $t_{\rm AOFPD,min,max}$ . Minimum RTT turn-on time ( $t_{\rm AONPD}$ min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum RTT turn on time ( $t_{\rm AONPD}$ max) is the point in time when the ODT resistance is fully on.

t<sub>AONPD</sub>min and t<sub>AONPD</sub>max are measured from ODT being sampled high.

Minimum RTT turn-off time ( $t_{AOFPD}$ min) is the point in time when the devices termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time ( $t_{AOFPD}$ max) is the point in time when the on-die termination has reached high impedance.  $t_{AOFPD}$ min and  $t_{AOFPD}$ max are measured from ODT being sampled low.




Figure 75 — Asynchronous ODT Timings on DDR3 SDRAM with fast ODT transition: AL is ignored In Precharge Power Down, ODT receiver remains active, however no Read or Write command can be issued, as the respective ADD/CMD receivers may be disabled.

Table 20 — Asynchronous ODT Timing Parameters for all Speed Bins

Symbol	Description	min	max	Unit
$t_{AONPD}$	Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	1	9	ns
$t_{AOFPD}$	Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	1	9	ns

# 5. On-Die Termination (ODT) (cont'd)5.4 Asynchronous ODT Mode (cont'd)

#### 5.4.1 Synchronous to Asynchronous ODT Mode Transitions

Table 21 — ODT timing parameters for Power Down (with DLL frozen) entry and exit transition period

Description	min	max	
<del>-</del>	: (ODT)		
ODT to RTT	min{ OD I Lon * tCK + tAONmin; tAONPDmin }	<pre>max{ ODTLon * tCK + tAONmax; tAONPDmax }</pre>	
turn-on delay	min{ (WL - 2) * tCK + tAONmin; tAONPDmin }	max{ (WL - 2) * tCK + tAONmax; tAONPDmax }	
ODT to RTT	min{ ODTLoff * tCK +tAOFmin; tAOFPDmin }	<pre>max{ ODTLoff * tCK + tAOFmax; tAOFPDmax }</pre>	
turn-off delay	min{ (WL - 2) * tCK +tAOFmin; tAOFPDmin }	max{ (WL - 2) * tCK + tAOFmax; tAOFPDmax }	
tANPD	WL -1		

#### 5.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is a transition period around power down entry, where the DDR3 SDRAM may show either synchronous or asynchronous ODT behavior.

This transition period ends when CKE is first registered low and starts tANPD before that. If there is a Refresh command in progress while CKE goes low, then the transition period ends tRFC after the Refresh command. tANPD is equal to (WL -1) and is counted (backwards) from the clock cycle where CKE is first registered low.

ODT assertion during the transition period may result in an RTT change as early as the smaller of  $t_{AONPD}$ min and (ODTLon\* $t_{CK}$  +  $t_{AON}$ min) and as late as the larger of  $t_{AONPD}$ max and (ODTLon\* $t_{CK}$  +  $t_{AON}$ max). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of  $t_{AOFPD}$ min and (ODTLoff\* $t_{CK}$  +  $t_{AOF}$ min) and as late as the larger of  $t_{AOFPD}$ max and (ODTLoff\* $t_{CK}$  +  $t_{AOF}$ max). See Figure 21 and Figure 76. Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. Figure 76 shows the three different cases: ODT\_A, synchronous behavior before tANPD; ODT\_B has a state change during the transition period; ODT\_C shows a state change after the transition period.

#### 5.4 Asynchronous ODT Mode (cont'd)

#### 5.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry (cont'd)




Figure 76 — Synchronous to asynchronous transition during Precharge Power Down (with DLL frozen) entry (AL = 0; CWL = 5; tANPD = WL - 1 = 4)

#### 5.4.3 Asynchronous to Synchronous ODT Mode Transition during Power-Down Exit

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is also a transition period around power down exit, where either synchronous or asynchronous response to a change in ODT must be expected from the DDR3 SDRAM.

This transition period starts tANPD before CKE is first registered high, and ends tXPDLL after CKE is first registered high. tANPD is equal to (WL - 1) and is counted (backwards) from the clock cycle where CKE is first registered high.

ODT assertion during the transition period may result in an RTT change as early as the smaller of  $t_{AONPD}$ min and (ODTLon\* $t_{CK} + t_{AON}$ min) and as late as the larger of  $t_{AONPD}$ max and (ODTLon\* $t_{CK} + t_{AON}$ max). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of  $t_{AOFPD}$ min and (ODTLoff\* $t_{CK} + t_{AOF}$ min) and as late as the larger of  $t_{AOFPD}$ max and (ODTLoff\* $t_{CK} + t_{AOF}$ max). See Table 21.

Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. Figure 77 shows the three different cases: ODT\_C, asynchronous response before t<sub>ANPD</sub>; ODT\_B has a state change of ODT during the transition period; ODT\_A shows a state change of ODT after the transition period with synchronous response.

#### 5.4 Asynchronous ODT Mode (cont'd)

## 5.4.3 Asynchronous to Synchronous ODT Mode Transition during Power-Down Exit (cont'd)




Figure 77 — Asynchronous to synchronous transition during Precharge Power Down (with DLL frozen) exit (CL = 6; AL = CL - 1; CWL = 5; tANPD = WL - 1 = 9)

### 5 On-Die Termination (ODT) (cont'd)

## 5.4 Asynchronous ODT Mode (cont'd)

## 5.4.4 Asynchronous to Synchronous ODT Mode during short CKE high and short CKE low periods

If the total time in Precharge Power Down state or Idle state is very short, the transition periods for PD entry and PD exit may overlap (see Figure 78). In this case, the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous OR asynchronous from the start of the PD entry transition period to the end of the PD exit transition period (even if the entry period ends later than the exit period).

If the total time in Idle state is very short, the transition periods for PD exit and PD entry may overlap. In this case the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous OR asynchronous from the start of the PD exit transition period to the end of the PD entry transition period. Note that in the bottom part of Figure 78 it is assumed that there was no Refresh command in progress when Idle state was entered.




Figure 78 — Transition period for short CKE cycles with entry and exit period overlapping (AL = 0, WL = 5, tANPD = WL - 1 = 4)

## 5 On-Die Termination (ODT) (cont'd)

#### 5.5 ZQ Calibration Commands

#### 5.5.1 ZQ Calibration Description

ZQ Calibration command is used to calibrate DRAM Ron & ODT values over PVT. DDR3 SDRAM needs longer time to calibrate Ron & ODT at initialization and relatively smaller time to perform periodic calibrations.

ZQCL command is used to perform the initial calibration during power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. ZQCL command triggers the calibration engine inside the DRAM and once calibration is achieved the calibrated values are transferred from calibration engine to DRAM IO which gets reflected as updated Ron and ODT values.

The first ZQCL command issued after reset is allowed a timing period of tZQinit to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after RESET is allowed a timing period of tZQoper.

ZQCS command is used to perform periodic calibrations to account for VT variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter tZQCS.

No other activities should be performed on the DRAM channel by the controller for the duration of tZQinit, tZQoper or tZQCS. The quiet time on the DRAM channel helps in accurate calibration of Ron and ODT. Once DRAM calibration is achieved, the DRAM should disable ZQ current consumption path to reduce power.

All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self refresh. Upon Self-Refresh exit, DDR3 SDRAM will not perform an IO calibration without an explicit ZQ calibration command. The earliest possible time for ZQ Calibration command (short or long) after self refresh exit is tXS.

In dual rank systems that share the ZQ resistor between devices, the controller must not allow any overlap of tZQoper or tZQinit or tZQCS between ranks.


**CKE BA2-**A15-A11. WE# **Function** CS# RAS# CAS# **A12** A10 Prev Next BA<sub>0</sub> A13 A9-A0 Cycle Cycle ZQ Calibration Long (ZQCL) Η Η Η L Χ Χ Χ L Η Χ 1 ZQ Calibration Short (ZQCS) Н Н Н Н Χ Χ Χ 0 X L L

Table 22 — ZQ Calibration Command Truth Table

#### 5 On-Die Termination (ODT) (cont'd)

#### 5.5 ZQ Calibration Commands (cont'd)

## 5.5.2 ZQ Calibration Timing



#### Notes:

ODT must be disabled via ODT signal or MRS during calibration procedure.

\*All devices connected to DQ bus should be High impedance during calibration.

Figure 79 — ZQ Calibration Timing

#### 5.5.3 ZQ External Resistor Value and Tolerance

DDR3 DRAM has a 240 ohm +/-1% tolerance external resistor connecting from the DDR3 SDRAM ZQ pin to ground.

The resistor can be used as single DRAM per resistor or shared between a pair of DRAMs in a dual rank DIMM.

#### 6 Absolute Maximum Ratings

#### 6.1 Absolute Maximum DC Ratings

## Table 23 — Absolute Maximum DC Ratings

Symbol	Parameter	Parameter Rating		Notes
VDD	Voltage on VDD pin relative to Vss	-0.4 V ~ 1.975 V	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	-0.4 V ~ 1.975 V	V	1,3
V <sub>IN,</sub> V <sub>OUT</sub>	Voltage on any pin relative to Vss	-0.4 V ~ 1.975 V	V	1
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1,2

Notes: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

#### 6 Absolute Maximum Ratings (cont'd)

#### 6.2 DRAM Component Operating Temperature Range

Table 24 — Temperature Range

	Symbol	Parameter	Rating	Units	Notes
т	Normal Operating Temperature Range	0 to 85	O°	1, 2	
	T <sub>OPER</sub>	Extended Temperature Range (Optional)	85 to 95	οС	1, 3

Notes: 1. Operating Temperature T<sub>OPER</sub> is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.

- The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 - 85 °C under all operating conditions
- Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
  - b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0<sub>b</sub> and MR2 A7 = 1<sub>b</sub>) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1<sub>b</sub> and MR2 A7 = 0<sub>b</sub>). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.

## 7 AC & DC Operating Conditions

## 7.1 Recommended DC Operating Conditions

Table 25 — Recommended DC Operating Conditions

Symbol	Parameter		Unit	Notes		
	Farameter	Min	Тур	Max	Oilit	Notes
$V_{\mathrm{DD}}$	Supply Voltage	1.425	1.5	1.575	V	1, 2
$V_{\mathrm{DDQ}}$	Supply Voltage for Output	1.425	1.5	1.575	V	1, 2

Notes: 1.Under all conditions VDDQ must be less than or equal to VDD.

2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

This page left blank.

#### 8 AC and DC Input Measurement Levels

## 8.1 AC and DC Logic Input Levels for Single-Ended Signals Table 26 — Single Ended AC and DC Input Levels

Cumbal	Parameter	DDR3-800, DDR3-1066,	Unit	Notes	
Symbol	raiametei	Min	Max	Oilit	Notes
VIH(DC)	DC input logic high	Vref + 0.100	TBD	V	1
VIL(DC)	DC input logic low	TBD	Vref - 0.100	V	1
VIH(AC)	AC input logic high	Vref + 0.175	-	V	1, 2
VIL(AC)	AC input logic low	-	Vref - 0.175	V	1, 2
V <sub>RefDQ(DC)</sub>	Reference Voltage for DQ, DM inputs	0.49 * VDD	0.51 * VDD	V	3, 4
V <sub>RefCA(DC)</sub>	Reference Voltage for ADD, CMD inputs	0.49 * VDD	0.51 * VDD	V	3, 4
VTT	Termination voltage for DQ, DQS outputs	VDDQ/2 - TBD	VDDQ/2 + TBD		

Notes: 1. For DQ and DM, Vref = VrefDQ. For input only pins except RESET#, Vref = VrefCA.

- 2. See 9.6 "Overshoot and Undershoot Specifications" on page 113.
- 3. The ac peak noise on  $V_{Ref}$  may not allow  $V_{Ref}$  to deviate from  $V_{Ref(DC)}$  by more than +/-1% VDD (for reference: approx. +/- 15 mV).
- 4. For reference: approx. VDD/2 +/- 15 mV.

The dc-tolerance limits and ac-noise limits for the reference voltages  $V_{RefCA}$  and  $V_{RefDQ}$  are illustrated in Figure 80. It shows a valid reference voltage  $V_{Ref}(t)$  as a function of time. ( $V_{Ref}$  stands for  $V_{RefCA}$  and  $V_{RefDQ}$  likewise).

 $V_{Ref}(DC)$  is the linear average of  $V_{Ref}(t)$  over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in Table 26. Furthermore  $V_{Ref}(t)$  may temporarily deviate from  $V_{Ref(DC)}$  by no more than +/-1% VDD.

- 8 AC and DC Input Measurement Levels (cont'd)
- 8.1 AC and DC Logic Input Levels for Single-Ended Signals (cont'd)




Figure 80 — Illustration of V<sub>Ref(DC)</sub> tolerance and V<sub>Ref</sub> ac-noise limits

The voltage levels for setup and hold time measurements  $V_{IH(AC)}$ ,  $V_{IH(DC)}$ ,  $V_{IL(AC)}$  and  $V_{IL(DC)}$  are dependent on  $V_{Ref}$ .

" $V_{Ref}$ " shall be understood as  $V_{Ref(DC)}$ , as defined in Figure 80.

This clarifies, that dc-variations of  $V_{Ref}$  affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for  $V_{Ref(DC)}$  deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with  $V_{Ref}$  ac-noise. Timing and voltage effects due to ac-noise on  $V_{Ref}$  up to the specified limit (+/-1% of VDD) are included in DRAM timings and their associated deratings.

## 8.2 AC and DC Logic Input Levels for Differential Signals

Table 27 — Differential AC and DC Input Levels

Symbol	Parameter		DDR3-1066 DDR3-1600	Unit	Notes				
		Min	Max						
V <sub>IHdiff</sub>	Differential input logic high	+ 0.200	-	V	1				
V <sub>ILdiff</sub>	Differential input logic low	-	- 0.200	V	1				
	Notes: 1. Refer to "Overshoot and Undershoot Specifications" on page 113								

## 8.3 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, CK# and DQS, DQS#) must meet the requirements in Table 28. The differential input cross point voltage  $V_{IX}$  is measured from the actual cross point of true and complement signal to the midlevel between of VDD and VSS.




Figure 81 — Vix Definition

Table 28 — Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	DDR3-800, DDR3-1066,	Unit	Notes	
Symbol		Min	Max	Oilit	Notes
V <sub>IX</sub>	Differential Input Cross Point Voltage relative to VDD/2	- 150	150	mV	

#### 8.4 Slew Rate Definitions for Single Ended Input Signals

## 8.4.1 Input Slew Rate for Input Setup Time (tIS) and Data Setup Time (tDS)

Setup (tIS and tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VRef and the first crossing of VIH(AC)min. Setup (tIS and tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VRef and the first crossing of VIL(AC)max.

#### 8.4.2 Input Slew Rate for Input Hold Time (tlH) and Data Hold Time (tDH)

Hold nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VRef. Hold (tIH and tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VRef.

Table 29 — Single-ended Input Slew Rate Definition

Description	Measured		Defined by	Applicable	
	from	to	1	for	
Input slew rate for rising	$V_{Ref}$	$V_{\rm IH(AC)min}$	$V_{IH(AC)min} - V_{Ref}$		
edge			DeltaTRS	0-1	
Input slew rate for falling edge	$V_{Ref}$	$V_{\rm IL(AC)max}$	$\frac{V_{Ref} - V_{IL(AC)max}}{DeltaTFS}$	Setup (t <sub>IS</sub> , t <sub>DS</sub> )	
Input slew rate for rising edge	$V_{\rm IL(DC)max}$	$V_{Ref}$	$rac{V_{Ref}-V_{IL(DC)max}}{DeltaTFH}$	11-14/4 4 )	
Input slew rate for falling edge	V <sub>IH(DC)min</sub>	$V_{Ref}$	$rac{V_{IH(DC)min} - V_{Ref}}{DeltaTRH}$	Hold (t <sub>IH</sub> , t <sub>DH</sub> )	

This nominal slew rate applies for linear signal waveforms.




Figure 82 — Input Nominal Slew Rate Definition for Single-Ended Signals

## 8.5 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured as shown in Table 30 and Figure 83.

Table 30 — Differential Input Slew Rate Definition

Description	Measured		Defined by					
Description	from	to	Defined by					
Differential input slew rate for rising edge (CK - CK# and DQS - DQS#).	V <sub>ILdiffmax</sub>	V <sub>ILdiffmin</sub>	V <sub>IHdiffmin -</sub> V <sub>ILdiffmax</sub> DeltaTRdiff					
Differential input slew rate for falling edge (CK - CK# and DQS - DQS#).	V <sub>IHdiffmin</sub>	V <sub>IHdiffmax</sub>	V <sub>IHdiffmin -</sub> V <sub>ILdiffmax</sub> DeltaTFdiff					
Note: The differential signal (i.e. CK - CK# and DQS - DQS#) must be linear between these thresholds.								




Figure 83 — Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#

This page left blank.

## 9 AC and DC Output Measurement Levels

## 9.1 Single Ended AC and DC Output Levels

Table 31 shows the output levels used for measurements of single ended signals.

Table 31 — Single-ended AC and DC Output Levels

Symbol	Parameter	DDR3-800, 1066, 1333, and 1600	Unit	Notes						
V <sub>OH(DC)</sub>	DC output high measurement level (for IV curve linearity)	0.8 x V <sub>DDQ</sub>	V							
V <sub>OM(DC)</sub>	DC output mid measurement level (for IV curve linearity)	0.5 x V <sub>DDQ</sub>	V							
V <sub>OL(DC)</sub>	DC output low measurement level (for IV curve linearity)	0.2 x V <sub>DDQ</sub>	V							
V <sub>OH(AC)</sub>	AC output high measurement level (for output SR)	$V_{TT}$ + 0.1 x $V_{DDQ}$	V	1						
V <sub>OL(AC)</sub>	AC output low measurement level (for output SR)	V <sub>TT</sub> - 0.1 x V <sub>DDQ</sub>	V	1						
Notes:	1. The swing of $\pm$ 0.1 × $V_{DDQ}$ is based on approximately									
	low swing with a driver impedance of 40 $\Omega$ and an effective test load of 25 $\Omega$ to $V_{TT} = V_{DDQ}/2$ .									

## 9.2 Differential AC and DC Output Levels

Table 32 shows the output levels used for measurements of differential signals.

Table 32 — Differential AC and DC Output Levels

Symbol	Parameter	DDR3-800, 1066, 1333, and 1600	Unit	Notes
V <sub>OHdiff(AC)</sub>	AC differential output high measurement level (for output SR)	+ 0.2 x V <sub>DDQ</sub>	V	1
V <sub>OLdiff(AC)</sub>	AC differential output low measurement level (for output SR)	- 0.2 x V <sub>DDQ</sub>	V	1
Notes: 1.	The swing of $\pm$ 0.2 × V <sub>DDQ</sub> is based on approximately 50% of low swing with a driver impedance of 40 $\Omega$ and an effective each of the differential outputs.			

## 9.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for single ended signals as shown in Table 33 and Figure 84.

Table 33 — Single-ended Output Slew Rate Definition

Description	Meas	sured	Defined by					
Description	from	to	Defined by					
Single-ended output slew rate for rising edge	V <sub>OL(AC)</sub>	V <sub>OH(AC)</sub>	V <sub>OH(AC) -</sub> V <sub>OL(AC)</sub> DeltaTRse					
Single-ended output slew rate for falling edge	V <sub>OH(AC)</sub>	V <sub>OL(AC)</sub>	V <sub>OH(AC) -</sub> V <sub>OL(AC)</sub> DeltaTFse					
Note: Output slew rate is verified by design and characterization, and may not be subject to production test.								

Delta TRse

VoH(AC)

VoL(AC)

Delta TRse

Figure 84 — Single Ended Output Slew Rate Definition

Table 34 — Output Slew Rate (single-ended)

			3-800	DDR3	-1066	DDR3	-1333	DDR3	-1600	Units
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Office
Single-ended Output Slew Rate	SRQse	2.5	5	2.5	5	2.5	5	TBD	5	V/ns

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals
For Ron = RZQ/7 setting

#### 9.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 35 and Figure 85.

Table 35 — Differential Output Slew Rate Definition

Description	Meas	sured	Defined by
Description	from	to	Defined by
Differential output slew rate for rising edge	V <sub>OLdiff(AC)</sub>	V <sub>OHdiff(AC)</sub>	V <sub>OHdiff(AC)</sub> - <sup>V</sup> OLdiff(AC) DeltaTRdiff
Differential output slew rate for falling edge	V <sub>OHdiff(AC)</sub>	V <sub>OLdiff(AC)</sub>	V <sub>OHdiff(AC)</sub> - <sup>V</sup> OLdiff(AC) DeltaTFdiff
Note: Output slew rate is verified by design	n and charac	terization, and	may not be subject to production test.




Figure 85 — Differential Output Slew Rate Definition

Table 36 — Differential Output Slew Rate

		3-800	DDR3	-1066	DDR3	-1333	DDR3	-1600	Units
Parameter Symbol Min		Max	Min	Max	Min	Max	Min	Max	Units
SRQdiff	5	10	5	10	5	10	TBD	10	V/ns
	- ,	Symbol Min	•	Symbol Min Max Min	Symbol Min Max Min Max	Symbol Min Max Min Max Min	Symbol Min Max Min Max Min Max	Symbol Min Max Min Max Min Max Min	Symbol Min Max Min Max Min Max Min Max

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals
For Ron = RZQ/7 setting

## 9.5 Reference Load for AC Timing and Output Slew Rate

Figure 86 represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 86 — Reference Load for AC Timing and Output Slew Rate

#### 9.6 Overshoot and Undershoot Specifications

## 9.6.1 Address and Control Overshoot and Undershoot Specifications

Table 37 — AC Overshoot/Undershoot Specification for Address and Control Pins

(A0-A15, BA0-BA3, CS#, RAS#, CAS#, WE#, CKE, ODT)

	DDR3- 800	DDR3- 1066	DDR3- 1333	DDR3- 1600
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V	0.4V
(See Figure 1)				
Maximum peak amplitude allowed for undershoot area	0.4V	0.4V	0.4V	0.4V
(See Figure 1)				
Maximum overshoot area above VDD (See Figure 1)	0.67 V-ns	0.5 V-ns	0.4 V-ns	0.33 V-ns
Maximum undershoot area below VSS (See Figure 1)	0.67 V-ns	0.5 V-ns	0.4 V-ns	0.33 V-ns




Figure 87 — Address and Control Overshoot and Undershoot Definition

- 9 AC and DC Output Measurement Levels (cont'd)
- 9.6 Overshoot and Undershoot Specifications (cont'd)

## 9.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications

## Table 38 — AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask

(CK, CK#, DQ, DQS, DQS#, DM)									
	DDR3- 800	DDR3- 1066	DDR3- 1333	DDR3- 1600					
Maximum peak amplitude allowed for overshoot area	0.4V	0.4V	0.4V	0.4V					
(See Figure 2)									
Maximum peak amplitude allowed for undershoot area	0.4V	0.4V	0.4V	0.4V					
(See Figure 2)									
Maximum overshoot area above VDDQ (See Figure 2)	0.25 V-ns	0.19 V-ns	0.15 V-ns	0.13 V-ns					
Maximum undershoot area below VSSQ (See Figure 2)	0.25 V-ns	0.19 V-ns	0.15 V-ns	0.13 V-ns					




Figure 88 — Clock, Data, Strobe and Mask Overshoot and Undershoot Definition

#### 9.7 34 ohm Output Driver DC Electrical Characteristics

A functional representation of the output buffer is shown in Figure 89. Output driver impedance *RON* is defined by the value of the external reference resistor RZQ as follows:

 $RON_{34} = R_{ZQ} / 7$  (nominal 34.3  $\Omega \pm 10\%$  with nominal  $R_{ZQ} = 240 \Omega$ )

The individual pull-up and pull-down resistors (RON<sub>Pu</sub> and RON<sub>Pd</sub>) are defined as follows:

$$RON_{Pu} = \frac{V_{DDQ} - V_{Out}}{|I_{Out}|}$$
 under the condition that  $RON_{Pd}$  is turned off (1)

$$RON_{Pd} = \frac{V_{Out}}{|I_{Out}|}$$
 under the condition that  $RON_{Pu}$  is turned off (2)




Figure 89 — Output Driver: Definition of Voltages and Currents

#### 9.7 34 ohm Output Driver DC Electrical Characteristics (cont'd)

Table 39 — Output Driver DC Electrical Characteristics, assuming  $R_{\rm ZQ}$  = 240  $\Omega$ ; entire operating temperature range; after proper ZQ calibration

<i>RON</i> <sub>Nom</sub>	Resistor	$V_{Out}$	min	nom	max	Unit	Notes
34 Ω	RON <sub>34Pd</sub>	$V_{OLdc} = 0.2 \times V_{DDQ}$	0.6	1.0	1.1	<i>R</i> <sub>ZQ</sub> /7	1, 2, 3
		$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.1	R <sub>ZQ</sub> /7	1, 2, 3
		$V_{OHdc} = 0.8 \times V_{DDQ}$	0.9	1.0	1.4	<i>R</i> <sub>ZQ</sub> /7	1, 2, 3
	RON <sub>34Pu</sub>	$V_{OLdc} = 0.2 \times V_{DDQ}$	0.9	1.0	1.4	R <sub>ZQ</sub> /7	1, 2, 3
		$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.1	R <sub>ZQ</sub> /7	1, 2, 3
		$V_{OHdc} = 0.8 \times V_{DDQ}$	0.6	1.0	1.1	<i>R</i> <sub>ZQ</sub> /7	1, 2, 3
Mismatch between pull-up and pull-down, $MM_{\mathrm{PuPd}}$		$V_{OMdc} \ 0.5  imes V_{DDQ}$	-10		+10	%	1, 2, 4

- Notes: 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
  - 2. The tolerance limits are specified under the condition that  $V_{\rm DDQ} = V_{\rm DD}$  and that  $V_{SSQ} = V_{SS}$ .
  - 3. Pull-down and pull-up output driver impedances are recommended to be calibrated at  $0.5 \times V_{DDQ}$ . Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at  $0.2 \times V_{DDQ}$  and  $0.8 \times V_{\rm DDQ}$ .
  - 4. Measurement definition for mismatch between pull-up and pull-down, MM<sub>P-</sub>

Measure  $RON_{Pu}$  and  $RON_{Pd}$ , both at 0.5 \*  $V_{DDQ}$ :

$$MM_{PuPd} = \frac{RON_{Pu} - RON_{Pd}}{RON_{Nom}} x 100$$

## 9 AC and DC Output Measurement Levels (cont'd)9.7 34 ohm Output Driver DC Electrical Characteristics (cont'd)

## 9.7.1 Output Driver Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to Table 40 and Table 41.  $\Delta T = T - T(@\text{calibration}); \Delta V = VDDQ - VDDQ(@\text{calibration}); VDD = VDDQ$ 

**Note:**  $dR_{ON}dT$  and  $dR_{ON}dV$  are not subject to production test but are verified by design and characterization.

Table 40 — Output Driver Sensitivity Definition

	min	max	unit
RONPU@ V <sub>OHdc</sub>	$0.6$ - $dR_{ON}dTH^* \Delta T $ - $dR_{ON}dVH^* \Delta V $	1.1 + $dR_{ON}dTH^* \Delta T $ + $dR_{ON}dVH^* \Delta V $	RZQ/7
RON@ V <sub>OMdc</sub>	0.9 - $dR_{ON}dTM^* \Delta T $ - $dR_{ON}dVM^* \Delta V $	1.1 + $dR_{ON}dTM^* \Delta T $ + $dR_{ON}dVM^* \Delta V $	RZQ/7
RONPD@ $V_{\rm OLdc}$	$0.6$ - $dR_{ON}dTL^* \Delta T $ - $dR_{ON}dVL^* \Delta V $	1.1 + $dR_{ON}dTL^* \Delta T $ + $dR_{ON}dVL^* \Delta V $	RZQ/7

Table 41 — Output Driver Voltage and Temperature Sensitivity

		min	max	unit
$dR_{ON}$	dTM	0	1.5	%/°C
$dR_ON$	dVM	0	0.15	%/mV
$dR_{ON}$	<sub>l</sub> dTL	0	1.5	%/°C
$dR_{ON}$	<sub>l</sub> dVL	0	TBD	%/mV
$dR_{ON}$	<sub>l</sub> dTH	0	1.5	%/°C
$dR_{ON}$	<sub>I</sub> dVH	0	TBD	%/mV

These parameters may not be subject to production test. They are verified by design and characterization.

#### 9.8 On-Die Termination (ODT) Levels and I-V Characteristics (cont'd)

#### 9.8 On-Die Termination (ODT) Levels and I-V Characteristics

## 9.8.1 On-Die Termination (ODT) Levels and I-V Characteristics

On-Die Termination effective resistance RTT is defined by bits A9, A6 and A2 of the MR1 Register.

ODT is applied to the DQ, DM, DQS/DQS# and TDQS/TDQS# (x8 devices only) pins.

A functional representation of the on-die termination is shown in Figure 90. The individual pull-up and pull-down resistors ( $RTT_{Pu}$  and  $RTT_{Pd}$ ) are defined as follows:

$$RTT_{Pu} = \frac{V_{DDQ} - V_{Out}}{\left|I_{Out}\right|}$$
 under the condition that  $RTT_{Pd}$  is turned off (3)

$$RTT_{Pd} = \frac{V_{Out}}{|I_{Out}|}$$
 under the condition that  $RTT_{Pu}$  is turned off (4)




Figure 90 — On-Die Termination: Definition of Voltages and Currents

## 9 AC and DC Output Measurement Levels (cont'd)9.8 On-Die Termination (ODT) Levels and I-V Characteristics (cont'd)

#### 9.8.2 ODT DC Electrical Characteristics

Table 42 provides an overview of the ODT DC electrical characteristics. The values for  $RTT_{60\text{Pd}120}$ ,  $RTT_{60\text{Pd}120}$ ,  $RTT_{120\text{Pd}240}$ ,  $RTT_{120\text{Pd}240}$ ,  $RTT_{40\text{Pd}80}$ ,  $RTT_{40\text{Pu}80}$ ,  $RTT_{30\text{Pd}60}$ ,  $RTT_{30\text{Pu}60}$ ,  $RTT_{20\text{Pd}40}$ ,  $RTT_{20\text{Pu}40}$  are not specification requirements, but can be used as design guide lines:

Table 42 — ODT DC Electrical Characteristics, assuming  $R_{\rm ZQ}$  = 240  $\Omega$  +/- 1% entire operating temperature range; after proper ZQ calibration

MR1 A9, A6, A2	RTT	Resistor	$V_{\text{Out}}$	min	nom	max	Unit	Notes
0, 1, 0	120 Ω	RTT <sub>120Pd240</sub>	$V_{\text{OLdc}}$ $0.2 \times V_{\text{DDQ}}$	0.6	1.00	1.1	$R_{ZQ}$	1) 2) 3) 4)
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{ZQ}$	1) 2) 3) 4)
			$V_{\mathrm{OHdc}}$ 0.8 × $V_{\mathrm{DDQ}}$	0.9	1.00	1.4	$R_{ZQ}$	1) 2) 3) 4)
		RTT <sub>120Pu240</sub>	$V_{\mathrm{OLdc}}$ 0.2 × $V_{\mathrm{DDQ}}$	0.9	1.00	1.4	$R_{ZQ}$	1) 2) 3) 4)
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{ZQ}$	1) 2) 3) 4)
			$V_{\mathrm{OHdc}}$ 0.8 × $V_{\mathrm{DDQ}}$	0.6	1.00	1.1	$R_{ZQ}$	1) 2) 3) 4)
		RTT <sub>120</sub>	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	$R_{ZQ}/2$	1) 2) 5)
0, 0, 1	60 Ω	$RTT_{60Pd120}$	$V_{\text{OLdc}}$ 0.2 × $V_{\text{DDQ}}$	0.6	1.00	1.1	R <sub>ZQ</sub> /2	1) 2) 3) 4)
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{ZQ}/2$	1) 2) 3) 4)
			$V_{ m OHdc} \ 0.8  imes V_{ m DDQ}$	0.9	1.00	1.4	R <sub>ZQ</sub> /2	1) 2) 3) 4)
		RTT <sub>60Pu120</sub>	$V_{\text{OLdc}}$ 0.2 × $V_{\text{DDQ}}$	0.9	1.00	1.4	R <sub>ZQ</sub> /2	1) 2) 3) 4)
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{ZQ}/2$	1) 2) 3) 4)
			$V_{\mathrm{OHdc}}$ 0.8 × $V_{\mathrm{DDQ}}$	0.6	1.00	1.1	R <sub>ZQ</sub> /2	1) 2) 3) 4)
		RTT <sub>60</sub>	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	$R_{ZQ}/4$	1) 2) 5)

## 9.8 On-Die Termination (ODT) Levels and I-V Characteristics (cont'd) 9.8.2 ODT DC Electrical Characteristics (cont'd)

Table 42 — ODT DC Electrical Characteristics, assuming  $R_{ZQ}$  = 240  $\Omega$  +/- 1% entire operating temperature range; after proper ZQ calibration

MR1 A9, A6, A2	RTT	Resistor	<b>V</b> <sub>Out</sub>	min	nom	max	Unit	Notes
0, 1, 1	40 Ω	RTT <sub>40Pd80</sub>	$V_{\text{OLdc}} = 0.2 \times V_{\text{DDQ}}$	0.6	1.00	1.1	R <sub>ZQ</sub> /3	1) 2) 3) 4)
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{ZQ}/3$	1) 2) 3) 4)
			$V_{\mathrm{OHdc}}$ 0.8 × $V_{\mathrm{DDQ}}$	0.9	1.00	1.4	R <sub>ZQ</sub> /3	1) 2) 3) 4)
		RTT <sub>40Pu80</sub>	$V_{ m OLdc} \ 0.2  imes V_{ m DDQ}$	0.9	1.00	1.4	R <sub>ZQ</sub> /3	1) 2) 3) 4)
			$0.5 \times V_{\mathrm{DDQ}}$	0.9	1.00	1.1	$R_{ZQ}/3$	1) 2) 3) 4)
			$V_{\mathrm{OHdc}}$ 0.8 × $V_{\mathrm{DDQ}}$	0.6	1.00	1.1	<i>R</i> <sub>ZQ</sub> /3	1) 2) 3) 4)
		RTT <sub>40</sub>	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	$R_{ZQ}/6$	1) 2) 5)
1, 0, 1	30 Ω	RTT <sub>30Pd60</sub>	$V_{\mathrm{OLdc}} = 0.2 \times V_{\mathrm{DDQ}}$	0.6	1.00	1.1	R <sub>ZQ</sub> /4	1) 2) 3) 4)
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R <sub>ZQ</sub> /4	1) 2) 3) 4)
			$V_{\mathrm{OHdc}}$ 0.8 × $V_{\mathrm{DDQ}}$	0.9	1.00	1.4	R <sub>ZQ</sub> /4	1) 2) 3) 4)
		RTT <sub>30Pu60</sub>	$V_{\text{OLdc}}$ $0.2 \times V_{\text{DDQ}}$	0.9	1.00	1.4	R <sub>ZQ</sub> /4	1) 2) 3) 4)
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R <sub>ZQ</sub> /4	1) 2) 3) 4)
			$V_{\mathrm{OHdc}} = 0.8 \times V_{\mathrm{DDQ}}$	0.6	1.00	1.1	R <sub>ZQ</sub> /4	1) 2) 3) 4)
		RTT <sub>30</sub>	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	$R_{ZQ}/8$	1) 2) 5)
1, 0, 0	20 Ω	RTT <sub>20Pd40</sub>	$V_{\text{OLdc}}$ $0.2 \times V_{\text{DDQ}}$	0.6	1.00	1.1	R <sub>ZQ</sub> /6	1) 2) 3) 4)
			$0.5 \times V_{\mathrm{DDQ}}$	0.9	1.00	1.1	$R_{ZQ}/6$	1) 2) 3) 4)
			$V_{\mathrm{OHdc}} = 0.8 \times V_{\mathrm{DDQ}}$	0.9	1.00	1.4	R <sub>ZQ</sub> /6	1) 2) 3) 4)
		RTT <sub>20Pu40</sub>	$V_{\text{OLdc}}$ 0.2 × $V_{\text{DDQ}}$	0.9	1.00	1.4	R <sub>ZQ</sub> /6	1) 2) 3) 4)
			$0.5 \times V_{\mathrm{DDQ}}$	0.9	1.00	1.1	$R_{ZQ}/6$	1) 2) 3) 4)
			$V_{\mathrm{OHdc}}$ 0.8 × $V_{\mathrm{DDQ}}$	0.6	1.00	1.1	R <sub>ZQ</sub> /6	1) 2) 3) 4)
		RTT <sub>20</sub>	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	R <sub>ZQ</sub> /12	1) 2) 5)
Deviation of $V_{\rm M}$ w.	r.t. V <sub>DDQ</sub> /	2, D <i>V</i> <sub>M</sub>		-5		+5	%	1) 2) 5) 6)

- Notes: 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
  - 2. The tolerance limits are specified under the condition that  $V_{\rm DDQ} = V_{\rm DD}$  and that  $V_{SSQ} = V_{SS}$ .
  - 3. Pull-down and pull-up ODT resistors are recommended to be calibrated at  $0.5 \times V_{DDQ}$ . Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at  $0.2 \times V_{DDQ}$  and  $0.8 \times V_{DDQ}$ .
  - 4. Not a specification requirement, but a design guide line.

## 9.8 On-Die Termination (ODT) Levels and I-V Characteristics (cont'd) 9.8.2 ODT DC Electrical Characteristics (cont'd)

5. Measurement definition for RTT:
Apply  $V_{\rm IH(ac)}$  to pin under test and measure current  $I(V_{\rm IH(ac)})$ , then apply  $V_{\rm IL(ac)}$  to pin under test and measure current  $I(V_{\rm IL(ac)})$  respectively.

$$RTT = \frac{VIH(ac) - VIL(ac)}{I(VIH(ac)) - I(VIL(ac))}$$

6. Measurement definition for  $V_{\rm M}$  and  ${\rm D}V_{\rm M}$ ,: Measure voltage ( $V_{\rm M}$ ) at test pin (midpoint) with no load:

$$\Delta V_{M} = \left(\frac{2 \cdot V_{M}}{V_{DDQ}} - 1\right) \cdot 100$$

## 9.8 On-Die Termination (ODT) Levels and I-V Characteristics (cont'd)

## 9.8.3 ODT Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to Table 43 and Table 44. DT = T - T(@calibration); DV = VDDQ - VDDQ(@calibration); VDD = VDDQ

Table 43 — ODT Sensitivity Definition

	min	max	unit
RTT	$0.9$ - $dR_{TT}dT^* \Delta T $ - $dR_{TT}dV^* \Delta V $	1.6 + $dR_{TT}dT^* \Delta T $ + $dR_{TT}dV^* \Delta V $	RZQ/ 2,4,6,8,12

Table 44 — ODT Voltage and Temperature Sensitivity

	min	max	unit
$\mathrm{dR}_{\mathrm{TT}}\mathrm{dT}$	0	1.5	%/°C
$\mathrm{dR}_{\mathrm{TT}}\mathrm{dV}$	0	0.15	%/mV

These parameters may not be subject to production test. They are verified by design and characterization

## 9.9 ODT Timing Definitions

## 9.9.1 Test Load for ODT Timings

Different than for timing measurements, the reference load for ODT timings is defined in Figure 91.




Figure 91 — ODT Timing Reference Load

## 9.9.2 ODT Timing Definitions

Definitions for  $t_{\text{AON}}$ ,  $t_{\text{AONPD}}$ ,  $t_{\text{AOFPD}}$  and  $t_{\text{ADC}}$  are provided in Table 45 and subsequent figures. Measurement reference settings are provided in Table 46.

Symbol	Begin Point Definition	End Point Definition	Figure
$t_{AON}$	Rising edge of CK - CK# defined by the end point of ODTLon	Extrapolated point at VSSQ	Figure 92
$t_{AONPD}$	Rising edge of CK - CK# with ODT being first registered high	Extrapolated point at VSSQ	Figure 93
$t_{AOF}$	Rising edge of CK - CK#defined by the end point of ODTLoff	End point: Extrapolated point at VRTT_Nom	Figure 94
$t_{AOFPD}$	Rising edge of CK - CK# with ODT being first registered low	End point: Extrapolated point at VRTT_Nom	Figure 95
$t_{ADC}$	Rising edge of CK - CK# defined by the end point of ODTLcnw, ODTLcwn4 or ODTLcwn8	End point: Extrapolated point at VRTT_Wr and VRTT_Nom respectively	Figure 96

Table 45 — ODT Timing Definitions

Table 46 — Reference Settings for ODT Timing Measurements

Measured Parameter	RTT_Nom Setting	RTT_Wr Setting	V <sub>SW1</sub> [V]	$V_{SW2}\left[V\right]$	Note
$t_{AON}$	$R_{ZQ}/4$	NA	0.05	0.10	
	R <sub>ZQ</sub> /12	NA	0.10	0.20	
t <sub>AONPD</sub>	$R_{ZQ}/4$	NA	0.05	0.10	
	R <sub>ZQ</sub> /12	NA	0.10	0.20	
$t_{AOF}$	$R_{ZQ}/4$	NA	0.05	0.10	
	R <sub>ZQ</sub> /12	NA	0.10	0.20	

## 9.9 ODT Timing Definitions (cont'd)

## 9.9.2 ODT Timing Definitions (cont'd)

Table 46 — Reference Settings for ODT Timing Measurements (Cont.)

Measured Parameter	RTT_Nom Setting	RTT_Wr Setting	V <sub>SW1</sub> [V]	V <sub>SW2</sub> [V]	Note
$t_{AOFPD}$	$R_{ZQ}/4$	NA	0.05	0.10	
	R <sub>ZQ</sub> /12	NA	0.10	0.20	
$t_{ADC}$	R <sub>ZQ</sub> /12	$R_{ZQ}/2$	0.20	0.30	




Figure 92 — Definition of  $t_{AON}$ 




Figure 93 — Definition of  $t_{\mathsf{AONPD}}$ 

## 9.9 ODT Timing Definitions (cont'd)9.9.2 ODT Timing Definitions (cont'd)




Figure 94 — Definition of  $t_{AOF}$ 




Figure 95 — Definition of  $t_{AOFPD}$ 

## 9.9 ODT Timing Definitions (cont'd)

## 9.9.2 ODT Timing Definitions (cont'd)




Figure 96 — Definition of  $t_{ADC}$ 

## 10 IDD Specification Parameters and Test Conditions

#### 10.1 IDD Measurement Conditions

Within the tables provided further down, an overview about the IDD measurement conditions is provided as follows:

Table 47 — Overview of Tables providing IDD Measurement Conditions and DRAM Behavior

Table number	Measurement Conditions
Table 51 on page 129	IDD0 and IDD1
Table 52 on page 131	IDD2N, IDD2Q, IDD2P(0), IDD2P(1)
Table 53 on page 133	IDD3N and IDD3P
Table 54 on page 134	IDD4R, IDD4W, IDD7
Table 55 on page 136	IDD7 for different Speed Grades and different tRRD, tFAW conditions
Table 56 on page 137	IDD5B
Table 57 on page 137	IDD6, IDD6ET (optional), IDD6TC (optional)

Within the tables about IDD measurement conditions, the following definitions are used:

- LOW is defined as VIN  $\leftarrow$   $V_{\text{ILAC(max.)}}$ ; HIGH is defined as VIN  $\rightarrow$   $V_{\text{IHAC(min.)}}$ .
- STABLE is defined as inputs are stable at a HIGH or LOW level.
- FLOATING is defined as inputs are  $V_{\mathsf{REF}} = V_{\mathsf{DDQ}} / 2$ .
- SWITCHING is defined as described in Table 48 and Table 49.

Table 48 — Definition of SWITCHING for Address and Command Input Signals

SWITCHING for Addre	ess (row, column) and Command Signals (CS, RAS, CAS, WE) is defined as:				
Address (row, column):	If not otherwise mentioned the inputs are stable at HIGH or LOW during 4 clocks and change then to the opposite value (e.g. Ax				
Bank address:	If not otherwise mentioned the bank addresses should be switched like the row/column addresses - please see each IDDx definition for details				
Command (CS, RAS, CAS, WE):	Define $\underline{D} = \{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\} := \{HIGH, LOW, LOW, LOW\}$ Define $\overline{D} = \{CS, \overline{RAS}, \overline{CAS}, \overline{WE}\} := \{HIGH, HIGH, HIGH, HIGH\}$				
	Define Command Background Pattern = D D D D D D D D D D D D D D D  If other commands are necessary (e.g. ACT for IDD0 or Read for IDD4R), the				
	Background Pattern Command is substituted by the respective CS, RAS, CAS, WE levels of the necessary command.  See each IDDx definition for details and Figure 97 through Figure 99 as examples.				

## 10 IDD Specification Parameters and Test Conditions (cont'd)

## 10.1 IDD Measurement Conditions (cont'd)

Table 49 — Definition of SWITCHING for Data (DQ)

SWITCHING for Data (DQ) is defined as				
Data (DQ)	Data DQ is changing between HIGH and LOW every other data transfer (once per clock) for DQ signals, which means that data DQ is stable during one clock; see each IDDx definition for exceptions from this rule and for further details. See Figure 97 through Figure 99 as examples.			
Data Masking (DM)	NO Switching; DM must be driven LOW all the time			

Timing parameters are listed in the following table:

Table 50 — For IDD testing the following parameters are utilized.

Parameter		DDR3	-800	DDR3	DDR3-1066		DDR3-1333		DDR3-1600			Unit	
Bin		5-5-5	6-6-6	6-6-6	7-7-7	8-8-8	7-7-7	8-8-8	9-9-9	8-8-8	9-9-9	101010	
$t_{\text{CKmin}}(\text{IDD})$		2.5		1.875	1.875		1.5	1.5		1.25		ns	
CL(IDD)		5	6	6	7	8	7	8	9	8	9	10	
t <sub>RCDmin</sub> (ID D)		12.5	15	11.25	13.13	15	10.5	12	13.5	10	11.25	12.5	ns
$t_{RCmin}(IDD)$		50	52.5	48.75	50.63	52.50	46.5	48	49.5	tbd	tbd	tbd	ns
t <sub>RASmin</sub> (ID D)		37.5	37.5	37.5	37.5	37.5	36	36	36	tbd	tbd	tbd	ns
$t_{RPmin}(IDD)$		12.5	15	11.25	13.13	15	10.5	12	13.5	10	11.25	12.5	ns
t <sub>FAW</sub> (IDD)	x4/ x8	40	40	37.5	37.5	37.5	30	30	30	30	30	30	ns
	x16	50	50	50	50	50	45	45	45	40	40	40	ns
$t_{RRD}(IDD)$	x4/ x8	10	10	7.5	7.5	7.5	6.0	6.0	6.0	6.0	6.0	6.0	ns
	x16	10	10	10	10	10	7.5	7.5	7.5	7.5	7.5	7.5	ns
<i>t</i> <sub>RFC</sub> (IDD) - 512Mb		90	90	90	90	90	90	90	90	90	90	90	ns
t <sub>RFC</sub> (IDD) - 1 Gb		110	110	110	110	110	110	110	110	110	110	110	ns
t <sub>RFC</sub> (IDD) - 2 Gb		160	160	160	160	160	160	160	160	160	160	160	ns
t <sub>RFC</sub> (IDD) - 4 Gb		tbd	tbd	tbd	tbd	tbd	tbd	tbd	tbd	tbd	tbd	tbd	ns

The following conditions apply:

- 1. IDD specifications are tested after the device is properly initialized.
- 2. Input slew rate is specified by AC Parametric test conditions.
- 3. IDD parameters are specified with ODT and output buffer disabled (MR1 bit A12).

# 10 IDD Specification Parameters and Test Conditions (cont'd) 10.1 IDD Measurement Conditions (cont'd)

Table 51 — IDD Measurement Conditions for IDD0 and IDD1

Current	I <sub>DD0</sub>	<b>I</b> <sub>DD1</sub>		
Name	Operating Current 0 -> One Bank Activate -> Precharge	Operating Current 1 -> One Bank Activate -> Read -> Precharge		
Measurement Condition				
Timing Diagram Example		Figure 97		
CKE	HIGH	HIGH		
External Clock	on	on		
t <sub>CK</sub>	$t_{CKmin}(IDD)$	$t_{CKmin}(IDD)$		
$t_{RC}$	$t_{RCmin}(IDD)$	$t_{RCmin}(IDD)$		
t <sub>RAS</sub>	$t_{RASmin}(IDD)$	$t_{RASmin}(IDD)$		
t <sub>RCD</sub>	n.a.	$t_{RCDmin}(IDD)$		
<i>t</i> <sub>RRD</sub>	n.a.	n.a.		
CL	n.a.	CL(IDD)		
AL	n.a.	0		
<u>CS</u>	HIGH between. Activate and Precharge Commands	HIGH between Activate, Read and Precharge		
Command Inputs (CS,RAS, CAS, WE)	SWITCHING as described in Table 48; only exceptions are Activate and Precharge commands; example of IDD0 pattern: <b>A0</b> DDDDDDDDDDDDD <b>P0</b> (DDR3-800: $t_{RAS} = 37.5$ ns between (A)ctivate and (P)recharge to bank 0; Definition of D and $\overline{D}$ : see Table 48)	SWITCHING as described in Table 48; only exceptions are Activate, Read and Precharge commands; example of IDD1 pattern. <b>A0</b> DDDD <b>R0</b> DDDDDDDD <b>P0</b> (DDR3-800 -555: t <sub>RCD</sub> = 12.5ns between (A)ctivate and (R)ead to bank <b>0</b> ;  Definition of D and D: see Table 48)		
Row, Column Addresses	Row addresses SWITCHING as described in Table 48;  Address Input A10 must be LOW all the time!	Row addresses SWITCHING as described in Table 48;  Address Input A10 must be LOW all the time!		
Bank Addresses	bank address is fixed (bank 0)	bank address is fixed (bank 0)		
Data I/O	SWITCHING as described in Table 49	Read Data: output data switches every clock, which means that Read data is stable during one clock cycle. To achieve lout = 0mA, the output buffer should be switched off by MR1 bit A12 set to "1".  When there is no read data burst from DRAM, the DQ I/O should be FLOATING.		
Output Buffer DQ,DQS / MR1 bit A12	off / 1	off / 1		

## 10 IDD Specification Parameters and Test Conditions (cont'd)

## 10.1 IDD Measurement Conditions (cont'd)

Table 51 — IDD Measurement Conditions for IDD0 and IDD1

Current	I <sub>DD0</sub>	$I_{\mathrm{DD1}}$		
Name	Operating Current 0 -> One Bank Activate -> Precharge	Operating Current 1 -> One Bank Activate -> Read -> Precharge		
ODT / MR1 bits [A6, A2]	disabled / [0,0]	disabled / [0,0]		
Burst length	n.a.	8 fixed / MR0 bits [A1, A0] = {0,0}		
Active banks	one ACT-PRE loop	one ACT-RD-PRE loop		
Idle banks	all other	all other		
Precharge Power Down Mode / MR0 bit A12	n.a.	n.a.		




Figure 97 — IDD1 Example (DDR3-800-555, 512Mb x8): Data DQ is shown but the output buffer should be switched off (per MR1 bit A12 ="1") to achieve lout = 0mA. Address inputs are split into 3 parts.

## 10 IDD Specification Parameters and Test Conditions (cont'd) 10.1 IDD Measurement Conditions (cont'd)

Table 52 — IDD Measurement Conditions for IDD2N, IDD2P(1), IDD2P(0) and IDD2Q

Current	$I_{DD2N}$	$I_{\rm DD2P}(1)^{1}$	$I_{DD2P}(0)$	$I_{DD2Q}$
Name	Precharge Standby Current	Precharge Power Down Current Fast Exit - MR0 bit A12 = 1	Precharge Power Down Current Slow Exit - MR0 bit A12 = 0	Precharge Quiet Standby Current
Measurement Cond	lition			
Timing Diagram Example	Figure 98			
CKE	HIGH	LOW	LOW	HIGH
External Clock	on	on	on	on
$t_{CK}$	$t_{CKmin}(IDD)$	$t_{CKmin}(IDD)$	$t_{CKmin}(IDD)$	$t_{CKmin}(IDD)$
$\overline{t_{RC}}$	n.a.	n.a.	n.a.	n.a.
$t_{RAS}$	n.a.	n.a.	n.a.	n.a.
$t_{RCD}$	n.a.	n.a.	n.a.	n.a.
$t_{RRD}$	n.a.	n.a.	n.a.	n.a.
CL	n.a.	n.a.	n.a.	n.a.
AL	n.a.	n.a.	n.a.	n.a.
CS	HIGH	STABLE	STABLE	HIGH
Bank Address, Row Addr. and Command Inputs	SWITCHING as described in Table 48	STABLE	STABLE	STABLE
Data inputs	SWITCHING	FLOATING	FLOATING	FLOATING
Output Buffer DQ,DQS / MR1 bit A12	off / 1	off / 1	off / 1	off / 1
ODT / MR1 bits [A6, A2]	disabled / [0,0]	disabled / [0,0]	disabled / [0,0]	disabled / [0,0]
Burst length	n.a.	n.a.	n.a.	n.a.
Active banks	none	none	none	none
Idle banks	all	all	all	all
Precharge Power Down Mode / MR0 bit A12 <sup>a</sup>	n.a.	Fast Exit / 1 (any valid command after tXP <sup>2</sup> )	Slow Exit / 0 Slow exit (RD and ODT commands must satisfy tXPDLL-AL)	n.a.

NOTE:

<sup>1.</sup> In DDR3, the MR0 bit A12 defines DLL on/off behavior ONLY for precharge power down. There are two different Precharge Power Down states possible: one with DLL on (fast exit, bit 12 = 1) and one with NOTE:

<sup>2.</sup> Because it is an exit after precharge power down, the valid commands are: Activate, Refresh, Mode-Register Set, Enter - Self Refresh

## 10 IDD Specification Parameters and Test Conditions (cont'd)

## 10.1 IDD Measurement Conditions (cont'd)




Figure 98 — IDD2N / IDD3N Example (DDR3-800-555, 512Mb x8)

### 10 IDD Specification Parameters and Test Conditions (cont'd)

#### 10.1 IDD Measurement Conditions (cont'd)

Table 53 — IDD Measurement Conditions for IDD3N and IDD3P(fast exit)

Current	$I_{DD3N}$	$I_{DD3P}$		
Name	Active Standby Current	Active Power-Down Current <sup>1</sup> Always Fast Exit		
Measurement Condit	tion			
Timing Diagram Example	Figure 98			
CKE	HIGH	LOW		
External Clock	on	on		
t <sub>CK</sub>	$t_{CKmin}(IDD)$	$t_{CKmin}(IDD)$		
$t_{RC}$	n.a.	n.a.		
$t_{RAS}$	n.a.	n.a.		
t <sub>RCD</sub>	n.a.	n.a.		
$t_{RRD}$	n.a.	n.a.		
CL	n.a.	n.a.		
AL	n.a.	n.a.		
CS	HIGH	STABLE		
Addr. and cmd Inputs	SWITCHING as described in Table 48	STABLE		
Data inputs	SWITCHING as described in Table 49	FLOATING		
Output Buffer DQ,DQS / MR1 bit A12	off / 1	off / 1		
ODT / MR1 bits [A6, A2]	disabled / [0,0]	disabled / [0,0]		
Burst length	n.a.	n.a.		
Active banks	all	all		
ldle banks	none	none		
Precharge Power Down Mode / MR0 bit A12 <sup>a</sup>	n.a.	n.a. (Active Power Down Mode is always "Fast Exit" with DLL on		

NOTE:

<sup>1.</sup> DDR3 will offer only ONE active power down mode with DLL on (-> fast exit). MR0 bit A12 will not be used for active power down. Instead bit A12 will be used to switch between two different precharge power down modes.

# 10 IDD Specification Parameters and Test Conditions (cont'd) 10.1 IDD Measurement Conditions (cont'd)

Table 54 — IDD Measurement Conditions for IDD4R, IDD4W and IDD7

Current	$I_{DD4R}$	$I_{DD4W}$	$I_{DD7}$
Name	Operating Current Burst Read	Operating Current Burst Write	All Bank Interleave Read Current
Measurement Con	dition		
Timing Diagram Example	Figure 99		
CKE	HIGH	HIGH	HIGH
External Clock	on	on	on
$t_{CK}$	$t_{CKmin}(IDD)$	$t_{CKmin}(IDD)$	$t_{CKmin}(IDD)$
$t_{RC}$	n.a.	n.a.	$t_{RCmin}(IDD)$
$t_{RAS}$	n.a.	n.a.	$t_{RASmin}(IDD)$
$t_{RCD}$	n.a.	n.a.	$t_{RCDmin}(IDD)$
$t_{RRD}$	n.a.	n.a.	$t_{RRDmin}(IDD)$
CL	CL(IDD)	CL(IDD)	CL(IDD)
AL	0	0	t <sub>RCDmin</sub> - 1 t <sub>CK</sub>
CS	HIGH btw. valid cmds	HIGH btw. valid cmds	HIGH btw. valid cmds
Command Inputs (CS, RAS, CAS, WE)	SWITCHING as described in Table 48; exceptions are Read commands => IDD4R Pattern:	SWITCHING as described in Table 48; exceptions are Write commands => IDD4W Pattern:	For patterns see Table 55
	R0DDDR1DDDR2DDDR3 .DDD R4 Rx = Read from bank x; Definition of D and D: see Table 48	W0DDDW1DDDW2DDD W3 DDD W4 Wx = Write to bank x; Definition of D and D: see Table 48	
Row, Column Addresses	column addresses SWITCHING as described in Table 48; Address Input A10 must be LOW all the time!	column addresses SWITCHING as described in Table 48; Address Input A10 must be LOW all the time!	STABLE during DESELECTs
Bank Addresses	bank address cycling (0 -> 1 -> 2 -> 3)	bank address cycling (0 -> 1 -> 2 -> 3)	bank address cycling (0 -> 1 -> 2 -> 3), see pattern in Table 55
DQ I/O	Seamless Read Data Burst (BL8): output data switches every clock, which means that Read data is stable during one clock cycle.		Read Data (BL8): output data switches every clock, which means that Read data is stable during one clock cycle.
	To achieve lout = 0mA the output buffer should be switched off by MR1 bit A12 set to "1".	DM is low all the time.	To achieve lout = 0mA the output buffer should be switched off by MR1 bit A12 set to "1".
Output Buffer DQ,DQS / MR1 bit A12	off / 1	off / 1	off / 1

### 10 IDD Specification Parameters and Test Conditions (cont'd)

#### 10.1 IDD Measurement Conditions (cont'd)

Table 54 — IDD Measurement Conditions for IDD4R, IDD4W and IDD7

Current	$I_{DD4R}$	$I_{DD4W}$	$I_{DD7}$		
Name	Operating Current Burst Read	Operating Current Burst Write	All Bank Interleave Read Current		
ODT / MR1 bits [A6, A2]	disabled / [0,0]	disabled / [0,0]	disabled / [0,0]		
Burst length	8 fixed / MR0 bits [A1, A0] = {0,0}	8 fixed / MR0 bits [A1, A0] = {0,0}	8 fixed / MR0 bits [A1, A0] = {0,0}		
Active banks	all	all	all, rotational		
Idle banks	none	none	none		
Precharge Power Down Mode / MR0 bit A12	n.a.	n.a.	n.a.		




Figure 99 — IDD4R Example (DDR3-800-555, 512Mb x8): data DQ is shown but the output buffer should be switched off (per MR1 bit A12="1") to achieve lout = 0mA. Address inputs are split into 3 parts.

#### 10 IDD Specification Parameters and Test Conditions (cont'd)

10.1 IDD Measurement Conditions (cont'd)

Table 55 — IDD7 Pattern for different Speed Grades and different tRRD, tFAW conditions

Speed	Bin	Org.	tFAW	tFAW	tRRD	tRRD	IDD7 Pattern <sup>1</sup>
Mb/s			[ns]	[CLK]	[ns]	[CLK]	(Note this entire sequence is repeated.)
800	all	x4/x8	40	16	10	4	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D
	all	x16	50	20	10	4	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D D D
1066	all	x4/x8	37.5	20	7.5	4	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D D D
	all	x16	50	27	10	6	A0 RA0 D D D D A1 RA1 D D D D A2 RA2 D D D D A3 RA3 D D D D D D D A4 RA4 D D D D A5 RA5 D D D D A6 RA6 D D D D A7 RA7 D D D D D D D
1333	all	x4/x8	30	20	6	4	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D D D
	all	x16	45	30	7.5	5	A0 RA0 D D D A1 RA1 D D D A2 RA2 D D D A3 RA3 D D D D D D D D D D D A4 RA4 D D D A5 RA5 D D D A6 RA6 D D D A7 RA7 D D D D D D D D D D D
1600	all	x4/x8	30	24	6	5	A0 RA0 D D D A1 RA1 D D D A2 RA2 D D D A3 RA3 D D D D D D A4 RA4 D D D A5 RA5 D D D A6 RA6 D D D A7 RA7 D D D D D D
NOTE.	all	x16	40	32	7.5	6	A0 RA0 D D D D A1 RA1 D D D D A2 RA2 D D D D A3 RA3 D D D D D D D D D D D D A4 RA4 D D D D A5 RA5 D D D D D A6 RA6 D D D D A7 RA7 D D D D D D D D D D D D

NOTE:

1. A0 = Activation of Bank 0; RA0 = Read with Auto-Precharge of Bank 0; D = Deselect

# 10 IDD Specification Parameters and Test Conditions (cont'd) 10.1 IDD Measurement Conditions (cont'd)

Table 56 — IDD Measurement Conditions for IDD5B

Current	$I_{DD5B}$
Name	Burst Refresh Current
<b>Measurement Condition</b>	
CKE	HIGH
External Clock	on
$t_{CK}$	$t_{CKmin}(IDD)$
$t_{RC}$	n.a.
t <sub>RAS</sub>	n.a.
t <sub>RCD</sub>	n.a.
$t_{RRD}$	n.a.
t <sub>RFC</sub>	$t_{RFCmin}(IDD)$
CL	n.a.
AL	n.a.
CS	HIGH btw. valid cmds
Addr. and cmd Inputs	SWITCHING
Data inputs	SWITCHING
Output Buffer DQ,DQS / MR1 bit A12	off / 1
ODT	disabled
/ MR1 bits [A6, A2]	/ [0,0]
Burst length	n.a.
Active banks	Refresh command every tRFC=tRFCmin
Idle banks	none
Precharge Power Down Mode / MR0 bit A12	n.a.

Table 57 — IDD Measurement Conditions for IDD6, IDD6ET, and IDD6TC

Current	$I_{DD6}$	I <sub>DD6ET (optional)</sub>	I <sub>DD6TC (optional)</sub>		
Name	Self-Refresh Current Normal Temperature Range	Self-Refresh Current Extended Temperature Range <sup>1</sup>	Auto Self-Refresh Current <sup>1,2</sup> T <sub>CASE</sub> - See Table 60		
	<i>T</i> <sub>CASE</sub> = 0 85 °C	<i>T</i> <sub>CASE</sub> = 0 95 °C			
Measurement Cond	dition				
Temperature	T <sub>CASE</sub> = 85 °C	T <sub>CASE</sub> = 95 °C	T <sub>CASE</sub> - See Table 60		
Auto Self Refresh (ASR) / MR2 bit A6	Disabled /	Disabled /	Enabled /		
	"0"	"O"	"1"		

#### 10 IDD Specification Parameters and Test Conditions (cont'd)

#### 10.1 IDD Measurement Conditions (cont'd)

Table 57 — IDD Measurement Conditions for IDD6, IDD6ET, and IDD6TC

Current	$I_{DD6}$	$I_{DD6ET\ (optional)}$	I <sub>DD6TC</sub> (optional)		
Name	Self-Refresh Current Normal Temperature Range $T_{\sf CASE} = 085^{\circ}{\sf C}$	Self-Refresh Current Extended Temperature Range <sup>1</sup> T <sub>CASE</sub> = 0 95 °C	Auto Self-Refresh Current <sup>1,2</sup> T <sub>CASE</sub> - See Table 60		
Self Refresh Temperature Range (SRT) /	Normal /	Extended /	Disabled /		
MR2 bit A7	"0"	"1"	"0"		
CKE	LOW	LOW	LOW		
External Clock	OFF; CK and CK at LOW	OFF; CK and CK at LOW	OFF; CK and CK at LOW		
$t_{CK}$	n.a.	n.a.	n.a.		
$\overline{t_{RC}}$	n.a.	n.a.	n.a.		
$t_{RAS}$	n.a.	n.a.	n.a.		
$t_{RCD}$	n.a.	n.a.	n.a.		
$t_{RRD}$	n.a.	n.a.	n.a.		
CL	n.a.	n.a.	n.a.		
AL	n.a.	n.a.	n.a.		
CS	FLOATING	FLOATING	FLOATING		
Command Inputs (RAS, CAS, WE)	FLOATING	FLOATING	FLOATING		
Row, Column Addresses	FLOATING	FLOATING	FLOATING		
Bank Addresses	FLOATING	FLOATING	FLOATING		
Data I/O	FLOATING	FLOATING	FLOATING		
Output Buffer DQ,DQS / MR1 bit A12	off / 1	off / 1	off / 1		
ODT / MR1 bits [A6, A2]	disabled / [0,0]	disabled / [0,0]	disabled / [0,0]		
Burst length	n.a.	n.a.	n.a.		
Active banks	all during self-refresh actions	all during self-refresh actions	all during self-refresh actions		
Idle banks	all btw. Self-Refresh actions	all btw. Self-Refresh actions	all btw. Self-Refresh actions		
Precharge Power Down Mode / MR0 bit A12	n.a.	n.a.	n.a.		

NOTE:

<sup>1.</sup> Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material.

<sup>2.</sup>Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices supporting ASR support the Normal or Extended Temperature Range.

#### 10 IDD Specification Parameters and Test Conditions (cont'd)

#### 10.2 IDD Specifications

IDD values are for full operating range of voltage and temperature unless otherwise noted.

Table 58 —  $I_{\rm DD}$  Specification Example 512M DDR3

Speed Grade Bin	DDR3 - 800 5-5-5	DDR3 - 1066 7-7-7	DDR3 - 1333 8-8-8	DDR3 - 1600 9-9-9	Unit	Notes
Symbol	Max.	Max.	Max.	Max.		
$I_{DD0}$					mA	x4/x8
					mA	x16
$I_{DD1}$					mA	x4/x8
					mA	x16
$I_{\rm DD2P}$ (0) slow exit					mA	x4/x8/x16
$I_{\rm DD2P}$ (1) fast exit					mA	x4/x8/x16
$I_{DD2N}$					mA	x4/x8/x16
$I_{DD2Q}$					mA	x4/x8/x16
$I_{DD3P}$ (fast exit)					mA	x4/x8/x16
$I_{DD3N}$					mA	x4/x8/x16
$I_{DD4R}$					mA	x4
					mA	x8
					mA	x16
$I_{DD4W}$					mA	x4
					mA	x8
					mA	x16
$I_{DD5B}$					mA	x4/x8/x16
$I_{DD6}$					mA	
$I_{\text{DD6ET}}^{1}$					mA	
$I_{\text{DD6TC}}^{1}$					mA	Refer to Table 60
$I_{DD7}$					mA	x4/x8
					mA	x16

NOTE:

1.Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material.

Table 59 —  $I_{\rm DD6}$  Current Definition

Symbol	Parameter/Condition
$I_{DD6}$	Normal Temperature Range Self-Refresh Current: CKE $\leq$ 0.2V; external clock off, CK and CK# at 0V; Other control and address inputs are FLOATING; Data Bus inputs are FLOATING, PASR disabled. Applicable for MR2 settings A6 = 0 and A7 = 0.
I <sub>DD6ET</sub>	Extended Temperature Range Self-Refresh Current: $CKE \le 0.2V$ ; external clock off, $CK$ and $CK\#$ at $0V$ ; Other control and address inputs are FLOATING; Data Bus inputs are FLOATING, PASR disabled. Applicable for MR2 settings A6 = 0 and A7 = 1.

## 10 IDD Specification Parameters and Test Conditions (cont'd) 10.2 IDD Specifications (cont'd)

#### Table 59 — I<sub>DD6</sub> Current Definition

Symbol	Parameter/Condition
$I_{DD6TC}$	Auto Self-Refresh Current: CKE $\leq$ 0.2V; external clock off, CK and CK# at 0V; Other control and address inputs are FLOATING; Data Bus inputs are FLOATING, PASR disabled. Applicable when ASR is enabled by MR2 settings A6 = 1 and A7 = 0.

#### Table 60 — $I_{\rm DD6}$ Specification

Symbol	Temperature Range	Value	Unit	Notes
$I_{DD6}$	0 - 85 °C		mA	3,4
I <sub>DD6ET</sub>	0 - 95 °C		mA	5,6
	0 °C ~ T <sub>a</sub>		mA	6,7,8
$I_{DD6TC}$	T <sub>b</sub> ~ T <sub>y</sub>		mA	6,7,8
	T <sub>z</sub> ~ T <sub>OPERmax</sub>		mA	6,7,8

- 1. Some  $I_{DD}$  currents are higher for x16 organization due to larger page size architecture.
- 2. Max. values for I<sub>DD</sub> currents considering worst case conditions of process, temperature and voltage.
- 3. Applicable for MR2 settings A6=0 and A7=0.
- 4. Supplier data sheets include a max value for  $I_{DD6}$ .
- Applicable for MR2 settings A6=0 and A7=1. I<sub>DD6ET</sub> is only specified for devices which support the Extended Temperature Range feature.
- 6. Refer to the supplier data sheet for the value specification method (e.g. max, typical) for  $I_{DD6ET}$  and  $I_{DD6TC}$
- 7. Applicable for MR2 settings A6=1 and A7=0. I<sub>DD6TC</sub> is only specified for devices which support the Auto Self Refresh feature.
- 8. The number of discrete temperature ranges supported and the associated Ta Tz values are supplier/design specific.

  Temperature ranges are specified for all supported values of T<sub>OPER</sub>. Refer to supplier data sheet for more information.

#### 11 Input/Output Capacitance

Table 61 — Input / Output Capacitance

		DDR3-800		DDR3-1066		DDR3-1333		DDR3-1600			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Input/output capacitance (DQ, DM, DQS, DQS#, TDQS, TDQS#)	C <sub>IO</sub>	1.5	3.0	1.5	3.0	1.5	2.5	TBD	TBD	pF	1,2,3
Input capacitance, CK and CK#	C <sub>CK</sub>	TBD	1.6	TBD	1.6	TBD	TBD	TBD	TBD	pF	2,3,5
Input capacitance delta CK and CK#	C <sub>DCK</sub>	0	0.15	0	0.15	TBD	TBD	TBD	TBD	pF	2,3,4
Input capacitance (All other input-only pins)	C <sub>I</sub>	TBD	1.5	TBD	1.5	TBD	TBD	TBD	TBD	pF	2,3,6
Input capacitance delta, DQS and DQS#	C <sub>DDQS</sub>	0	0.20	0	0.20	TBD	TBD	TBD	TBD	pF	2,3,12
Input capacitance delta (All CTRL input-only pins)	C <sub>DI_CTR</sub>	-0.5	0.3	-0.5	0.3	TBD	TBD	TBD	TBD	pF	2,3,7,
Input capacitance delta (All ADD/CMD input-only pins)	C <sub>DI_ADD</sub> _CMD	-0.5	0.5	-0.5	0.5	TBD	TBD	TBD	TBD	pF	2,3,9, 10
Input/output capacitance delta (DQ, DM, DQS, DQS#)	C <sub>DIO</sub>	-0.5	0.3	-0.5	0.3	TBD	TBD	TBD	TBD	pF	2,3,11

- Notes: 1. TDQS/TDQS# are not necessarily input function but since TDQS is sharing DM pin and the parasitic characterization of TDQS/TDQS# should be close as much as possible, Cio&Cdio requirement is applied (recommend deleting note or changing to "Although the DM, TDQS and TDQS# pins have different functions, the loading matches DQ and DQS.")
  - 2. This parameter is not subject to production test. It is verified by design and characterization. Input capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)") with VDD, VDDQ, VSS,VSSQ applied and all other pins floating (except the pin under test, CKE, RESET# and ODT as necessary). VDD=VDDQ=1.5V, VBIAS=VDD/2 and on-die termination off.
  - 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
  - 4. Absolute value of C<sub>CK</sub>-C<sub>CK</sub>#.
  - 5. The minimum  $C_{CK}$  will be equal to the minimum  $C_{I}$ .
  - 6. Input only pins include: ODT, CS, CKE, A0-A15, BA0-BA2, RAS#, CAS#, WE#.
  - 7. CTRL pins defined as ODT, CS and CKE.
  - 8.  $C_{DI CTRL} = C_I(CNTL) 0.5 * C_I(CLK) + C_I(CLK#)$
  - 9. ADD pins defined as A0-A15, BA0-BA2 and CMD pins are defined as RAS#, CAS# and WE#.
  - 10.  $C_{DI ADD CMD} = C_I(ADD\_CMD) 0.5*(C_I(CLK) + C_I(CLK\#))$
  - 11.  $C_{DIO} = C_{IO}(DQ) 0.5*(C_{IO}(DQS) + C_{IO}(DQS\#))$
  - 12. Absolute value of C<sub>IO</sub>(DQS) C<sub>IO</sub>(DQS#)

This page left blank.

#### 12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600

#### 12.1 Clock Specification

		DDR:	3-800	DDR3-1066					
Parameter	Symbol	min	max	min	max	Units			
Average clock period	tCK(avg)	2500	3333	1875	3333	ps			
Clock period	tCK(abs)	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	ps			

		DD R3	-1333	DDR:	3-1600	
Parameter	Symbol	min	max	min	max	Units
Average clock period	tCK(avg)	1500	3333	1250	3333	ps
Clock period	tCK(abs)	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	tCK(avg)mi n + tJIT(per)min	tCK(avg)max + tJIT(per)max	ps

#### tCK(abs) is not subject to production test.

#### Add Note for tCK(avg)

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$\left(\sum_{j=1}^{N} tCK_{j}\right) / N$$

$$N = 200.$$

#### Add note for tCK(abs)

tCK(abs) is the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

#### 12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600 (cont'd)

#### 12.2 Clock Jitter Specification

		DDR	3-800	DDR3	-1066	
Parameter	Symbol	min	max	min	max	Units
Clock period jitter	tJIT(per)	TBD	TBD	TBD	TBD	ps
Clock period jitter during DLL locking period	tJIT(per,lck)	TBD	TBD	TBD	TBD	ps
Cycle to cycle clock period jitter	tJIT(cc)	n/a	TBD	n/a	TBD	ps
Cycle to cycle clock period jitter during DLL locking period	tJIT(cc,lck)	n/a	TBD	n/a	TBD	ps
Cumulative error across n cycles	tERR(nper)	TBD	TBD	TBD	TBD	ps
Average high pulse width	tCH(avg)	TBD	TBD	TBD	TBD	tCK(avg)
Average low pulse width	tCL(avg)	TBD	TBD	TBD	TBD	tCK(avg)
Duty cycle jitter	tJIT(duty)	TBD	TBD	TBD	TBD	ps

		DDR3	3-1333	DDR	3-1600	
Parameter	Symbol	min	max	min	max	Units
Clock period jitter	tJIT(per)	TBD	TBD	TBD	TBD	ps
Clock period jitter during DLL locking period	tJIT(per,lck)	TBD	TBD	TBD	TBD	ps
Cycle to cycle clock period jitter	tJIT(cc)	n/a	TBD	n/a	TBD	ps
Cycle to cycle clock period jitter during DLL locking period	tJIT(cc,lck)	n/a	TBD	n/a	TBD	ps
Cumulative error across n cycles	tERR(nper)	TBD	TBD	TBD	TBD	ps
Average high pulse width	tCH(avg)	TBD	TBD	TBD	TBD	tCK(avg)
Average low pulse width	tCL(avg)	TBD	TBD	TBD	TBD	tCK(avg)
Duty cycle jitter	tJIT(duty)	TBD	TBD	TBD	TBD	ps

Note: The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the DDR3 SDRAM Device.

## 12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600 (cont'd) 12.2 Clock Jitter Specification (cont'd)

#### Add note for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses:

$$\left(\sum_{j=1}^{N} tCH_{j}\right) / \left(N \times t_{CK(avg)}\right)$$

$$N = 200$$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses:

$$\left(\sum_{j=1}^{N} tCL_{j}\right) / \left(N \times t_{CK(avg)}\right)$$

$$N = 200$$

#### Add note for tJIT(duty)

tJIT(duty) is defined as the cumulative set of tCH jitter and tCL jitter. tCH jitter is the largest deviation of any single tCH from tCH(avg). tCL jitter is the largest deviation of any single tCL from tCL(avg). tJIT(duty) is not subject to production test.

tJIT(duty) = Min/max of {tJIT(CH), tJIT(CL)}, where:

tJIT(CH) = {tCH<sub>i</sub>- tCH(avg) where i=1 to 200}

tJIT(CL) = {tCL;- tCL(avg) where i=1 to 200}

#### Add note for tJIT(per), tJIT(per,lck)

tJIT(per) is defined as the largest deviation of any single tCK from tCK(avg).

tJIT(per) = Min/max of {tCK<sub>i</sub>- tCK(avg) where i=1 to 200}

tJIT(per) defines the single period jitter when the DLL is already locked.

tJIT(per,lck) uses the same definition for single period jitter, during the DLL locking period only.

tJIT(per) and tJIT(per,lck) are not subject to production test.

#### Add note for tJIT(cc), tJIT(cc,lck)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles:

$$tJIT(cc) = Max of |\{tCK_{i+1} - tCK_i\}|$$

tJIT(cc) defines the cycle to cycle jitter when the DLL is already locked.

tJIT(cc,lck) uses the same definition for cycle to cycle jitter, during the DLL locking period only.

tJIT(cc) and tJIT(cc,lck) are not subject to production test..

#### Add note for tERR(nper)

tERR is defined as the cumulative error across n multiple consecutive cycles from tCK(avg). This definition is TBD. tERR(nper) is not subject to production test.

#### 12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600 (cont'd)

#### 12.3 Refresh parameters by device density

Parameter		Symbol	512Mb	1Gb	2Gb	4Gb	8Gb	Units	Notes
REF command to ACT or REF command time		tRFC	90	110	160	300	350	ns	
Average periodic refresh interval	tREFI	0 °C ≤ T <sub>CASE</sub> ≤ 85 °C	7.8	7.8	7.8	7.8	7.8	μS	
		85 °C < T <sub>CASE</sub> ≤ 95 °C	3.9	3.9	3.9	3.9	3.9	μS	1

Notes: 1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material.

## 12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600 (cont'd)

#### 12.4 Standard Speed Bins

DDR3 SDRAM Standard Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

#### Table 62 — DDR3-800 Speed Bins

For speci	fic Notes See 12	.4.1 "Speed I	Bin Table Notes" on page 151.							
Speed Bi	n		DDR	3-800D	DDR	3-800E	<b>T</b> T **	N		
CL - nRC	CD - nRP		5	-5-5	6	-6-6	Unit	Notes		
Paramete	r	Symbol	min	max	min	max				
Internal r to first da	ead command ta	$t_{\mathrm{AA}}$	12.5	20	15	20	ns			
ACT to it write dela	nternal read or ay time	$t_{ m RCD}$	12.5	_	15	_	ns			
PRE com	mand period	$t_{ m RP}$	12.5		15	_	ns			
ACT to A	ACT or REF d period	$t_{ m RC}$	50	_	52.5	_	ns			
ACT to P	RE command	$t_{ m RAS}$	37.5	9 * tREFI	37.5	9 * tREFI	ns			
CL = 5	CWL = 5	$t_{\mathrm{CK(AVG)}}$	2.5	3.3	Res	served	ns	1)2)3)4)		
CL = 6	CWL = 5	$t_{\mathrm{CK(AVG)}}$	2.5	3.3	2.5	3.3	ns	1)2)3)		
Supporte	Supported CL Settings			5, 6		6	$n_{\mathrm{CK}}$			
Supporte	upported CWL Settings			5		5	$n_{\mathrm{CK}}$			

#### Table 63 — DDR3-1066 Speed Bins

For specific Notes See 12.4.1 "Speed Bin Table Notes" on page 151.

	Speed Bin		DDR3-	-1066E	DDR3	-1066F	DDR3	-1066G		
	CL - nRCD - nRI	)	6-0	5-6	7-	7-7	8-8	8-8	Unit	Note
Pa	rameter	Symbol	min	max	min	max	min	max		
	ead command to rst data	$t_{\mathrm{AA}}$	11.25	20	13.125	20	15	20	ns	
	nternal read or delay time	$t_{ m RCD}$	11.25		13.125	_	15	_	ns	
PRE coi	mmand period	$t_{ m RP}$	11.25		13.125	_	15 —		ns	
	ACT to ACT or REF command period		48.75	_	50.625	_	52.5	_	ns	
	PRE command period	$t_{ m RAS}$	37.5	9 * tREFI	37.5	9 * tREFI	37.5	9 * tREFI	ns	
CL = 5	CWL = 5	$t_{\mathrm{CK(AVG)}}$	2.5	3.3	Rese	erved	Rese	erved	ns	1)2)3)4)6)
CL-3	CWL = 6	$t_{\mathrm{CK(AVG)}}$	Rese	rved	Rese	erved	Rese	erved	ns	4)
CL = 6	CWL = 5	$t_{\mathrm{CK(AVG)}}$	2.5	3.3	2.5	3.3	2.5	3.3	ns	1)2)3)6)
CL - 0	CWL = 6	$t_{\mathrm{CK(AVG)}}$	1.875	< 2.5	Rese	erved	Rese	erved	ns	1)2)3)4)
CL = 7	CWL = 5	$t_{\mathrm{CK(AVG)}}$	Rese	erved	Rese	erved	Rese	erved	ns	4)
CL - /	CWL = 6	$t_{\mathrm{CK}(\mathrm{AVG})}$	1.875	< 2.5	1.875	< 2.5	Rese	erved	ns	1)2)3)4)
CL = 8	CWL = 5	$t_{\mathrm{CK(AVG)}}$	Rese	erved	Rese	erved	Rese	erved	ns	4)
	CWL = 6	$t_{\mathrm{CK(AVG)}}$	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns	1)2)3)
Sup	ported CL Settin	ngs	5, 6,	7, 8	6,	7, 8	6,	, 8	$n_{\mathrm{CK}}$	
Supp	oorted CWL Sett	ings	5,	6	5	, 6	5,	, 6	$n_{\mathrm{CK}}$	

#### Table 64 — DDR3-1333 Speed Bins

For specific Notes See 12.4.1 "Speed Bin Table Notes" on page 151.

	Speed Bin			-1333F onal)	DDR3-	-1333G	DDR3-	-1333Н		-1333J onal)	Unit	Note
C	L - nRCD - n	RP	7-7	7-7	8-8	8-8	9-9	9-9	10-1	0-10		
Pa	rameter	Symbol	min	max	min	max	min	max	min	max		
	rnal read d to first data	$t_{ m AA}$	10.5	20	12	20	13.5	20	15	20	ns	
	internal read e delay time	$t_{ m RCD}$	10.5		12		13.5		15		ns	
	command period	$t_{\mathrm{RP}}$	10.5	_	12		13.5	—	15	—	ns	
	ACT or REF and period	$t_{ m RC}$	46.5	_	48		49.5	_	51	_	ns	
	ACT to PRE command period		36	9 * tREFI	36	9 * tREFI	36	9 * tREFI	36	9 * tREFI	ns	
CI - 5	CI = 5 $CWL = 5$		2.5	3.3	2.5	3.3	Reserved		Rese	rved	ns	1,2,3,4,7
CL = 3	CL = 5		Rese	erved	Rese	erved	Reserved		Reserved		ns	4
	CWL = 5	$t_{\text{CK(AVG)}}$	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns	1,2,3,7
CL = 6	CWL = 6	$t_{\mathrm{CK(AVG)}}$	1.875	< 2.5	Rese	erved	Rese	rved	Reserved		ns	1,2,3,4,7
	CWL = 7	$t_{\text{CK(AVG)}}$	Rese	erved	Rese	erved	Reserved		Reserved		ns	4
	CWL = 5	$t_{\mathrm{CK(AVG)}}$	Rese	erved	Rese	erved	Reserved		Reserved		ns	4
CL = 7	CWL = 6	$t_{\text{CK(AVG)}}$	1.875	< 2.5	1.875	< 2.5	Rese	rved	Rese	erved	ns	1,2,3,4,7
	CWL = 7	$t_{\text{CK(AVG)}}$	1.5	<1.875	Rese	erved	Rese	rved	Rese	erved	ns	1,2,3,4
	CWL = 5	$t_{\text{CK(AVG)}}$	Rese	erved	Rese	erved	Rese	rved	Rese	rved	ns	4
CL = 8	CWL = 6	$t_{\text{CK(AVG)}}$	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns	1,2,3,7
	CWL = 7	$t_{\text{CK(AVG)}}$	1.5	<1.875	1.5	<1.875	Rese	erved	Rese	erved	ns	1,2,3,4
CL = 9	CWL = 5, 6	$t_{\text{CK(AVG)}}$	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns	4
CL - 9	CWL = 7	$t_{\text{CK(AVG)}}$	1.5	<1.875	1.5	<1.875	1.5	<1.875	Rese	erved	ns	1,2,3,4
CL =	CWL = 5, 6	$t_{\text{CK(AVG)}}$	Rese	erved	Rese	erved	Rese	rved	Rese	erved	ns	4
10	CWL = 7	t <sub>CK(AVG)</sub>	1.5	<1.875	1.5	<1.875	1.5	<1.875	1.5	<1.875	ns	1,2,3
			(Opti	ional)	` •	ional)	(Opti				ns	5
_	ported CL Se			7, 8, 9		7, 8, 9		3, 9		, 10	$n_{\rm CK}$	
Supp	orted CWL S	ettings	5, 6	5, 7	5, 0	5, 7	5, 6	5, 7	5, 6	5, 7	$n_{\rm CK}$	

#### Table 65 — DDR3-1600 Speed Bins

For specific Notes See 12.4.1 "Speed Bin Table Notes" on page 151.

CL - nRCD - nRP		Speed Bin		DDR3- (opti	·1600G onal)	DDR3-	-1600H	DDR3-1600J		DDR3-1600K (optional)		Unit	Note
$ \begin{array}{ c c c c c c c c c } \hline Internal read command to first data & I_{AA} & I_{0} & 2_{0} & I_{1.25} & 2_{0} & I_{2.5} & 2_{0} & I_{3.75} & 2_{0} & ns \\ \hline \hline ACT to internal read or write delay time & I_{RCD} & I_{0} & - & I_{1.25} & - & I_{2.5} & - & I_{3.75} & - & ns \\ \hline \hline ACT to ACT or REF command period & I_{RP} & I_{0} & - & I_{1.25} & - & I_{2.5} & - & I_{3.75} & - & ns \\ \hline ACT to PRE command period & I_{RAS} & 35 & 9* & 46.25 & - & 47.5 & - & 48.75 & - & ns \\ \hline ACT to PRE command period & I_{RAS} & 35 & 9* & 35 & 9* & 35 & 9* & 18.815 \\ \hline CUL = 5 & CWL = 5 & I_{CK(AVG)} & 2.5 & 3.3 & 2.5 & 3.3 & 2.5 & 3.3 & Reserved & ns \\ \hline CWL = 5 & I_{CK(AVG)} & Reserved & Reserved & Reserved & Reserved & Reserved & ns & 1.2,3,4 \\ \hline CUL = 6 & CWL = 6 & I_{CK(AVG)} & Reserved & Re$		CL - nRCD - nF	RP	8-8	3-8	9-9	9-9	10-1	0-10	11-1	1-11	Omi	Note
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	P	arameter	Symbol	min	max	min	max	min	max	min	max		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$t_{\mathrm{AA}}$	10	20	11.25	20	12.5	20	13.75	20	ns	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			$t_{ m RCD}$	10		11.25	_	12.5	_	13.75		ns	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	PRE co	mmand period	$t_{\mathrm{RP}}$	10	—	11.25	_	12.5	_	13.75	_	ns	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$t_{ m RC}$	45		46.25		47.5		48.75		ns	
CL = 5	ACT to		$t_{ m RAS}$	35	-	35	_	35	_	35	_	ns	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	CI = 5				3.3	2.5	3.3	2.5	3.3	Rese	erved	ns	1,2,3,4,8
CL = 6    CWL = 6   t_{CK(AVG)}   1.875   < 2.5   1.875   < 2.5   Reserved	CL - 3	CWL = 6, 7, 8	$t_{\mathrm{CK}(\mathrm{AVG})}$	Rese	rved	Rese	erved	Rese	rved	Reserved		ns	4
$ \begin{array}{ c c c c c c c c } \hline CWL = 7,8 & t_{CK(AVG)} & Reserved & Res$				2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns	1,2,3,8
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CL = 6	CWL = 6	$t_{\text{CK(AVG)}}$	1.875	< 2.5	1.875	< 2.5	Rese	erved	Rese	erved	ns	1,2,3,4,8
$ \begin{array}{ c c c c c c c c } \hline CWL = 6 & t_{CK(AVG)} & 1.875 & < 2.5 & 1.875 & < 2.5 & 1.875 & < 2.5 & Reserved & R$		CWL = 7, 8	$t_{\text{CK(AVG)}}$	Rese	rved	Rese	erved	Rese	erved	Rese	erved	ns	4
$ \begin{array}{ c c c c c c c c } \hline CL = 7 \\ \hline \hline CWL = 7 & t_{CK(AVG)} & 1.5 & < 1.875 & Reserved & Reserved & Reserved & ns & 1,2,3,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4$		CWL = 5	$t_{\text{CK(AVG)}}$	Rese	rved	Rese	erved	Rese	erved	Rese	erved	ns	4
$ \begin{array}{ c c c c c c c c } \hline CWL = 7 & t_{CK(AVG)} & 1.5 & < 1.875 & Reserved & $	CI - 7	CWL = 6	$t_{\text{CK(AVG)}}$	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	Rese	erved	ns	1,2,3,4,8
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CL = 7	CWL = 7	$t_{\text{CK(AVG)}}$	1.5	<1.875	Rese	erved	Reserved		Rese	erved	ns	1,2,3,4,8
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		CWL = 8	$t_{\text{CK(AVG)}}$	Rese	rved	Rese	erved	Rese	rved	Rese	erved	ns	4
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		CWL = 5	$t_{\text{CK(AVG)}}$	Rese	rved	Rese	erved	Rese	erved	Rese	erved	ns	4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CI - 0	CWL = 6	$t_{\text{CK(AVG)}}$	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns	1,2,3,8
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	CL = 8	CWL = 7	$t_{\text{CK(AVG)}}$	1.5	<1.875	1.5	<1.875	Rese	rved	Rese	rved	ns	1,2,3,4,8
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		CWL = 8	$t_{\text{CK(AVG)}}$	1.25	< 1.5	Rese	erved	Rese	erved	Rese	rved	ns	1,2,3,4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		CWL = 5, 6	$t_{\text{CK(AVG)}}$	Rese	rved	Rese	erved	Rese	erved	Rese	erved	ns	4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CL = 9	CWL = 7	$t_{\text{CK(AVG)}}$	1.5	<1.875	1.5	<1.875	1.5	<1.875	Rese	rved	ns	1,2,3,4,8
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		CWL = 8	$t_{\text{CK(AVG)}}$	1.25	< 1.5	1.25	< 1.5	Rese	erved	Rese	rved	ns	1,2,3,4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	GI.	CWL = 5, 6	$t_{\text{CK(AVG)}}$	Rese	rved	Rese	rved	Rese	rved	Rese	erved	ns	4
		CWL = 7	$t_{\rm CK(AVG)}$	1.5	<1.875	1.5	<1.875	1.5	<1.875	1.5	<1.875	ns	1,2,3,8
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	10	CWL = 8	$t_{\text{CK(AVG)}}$	1.25	< 1.5	1.25	< 1.5	1.25	< 1.5	Rese	erved	ns	1,2,3,4
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	CI =	CWL = 5, 6, 7	$t_{\text{CK(AVG)}}$	Rese	rved	Rese	erved	Rese	erved	Rese	erved	ns	4
		CWL = 8	t <sub>CK(AVG)</sub>							1.25	< 1.5		
Supported CWI Settings 5.6.7.8 5.6.7.9 5.6.7.9 5.6.7.9 5.6.7.9	Su	pported CL Set	tings	5, 6, 7,	8, 9, 10	5, 6, 7,	8, 9, 10	5, 6, 7,	8, 9, 10	6, 8,	10, 11	$n_{\rm CK}$	
Supported CwL Settings   3, 0, 7, 0   3, 0, 7, 0   3, 0, 7, 0   "CK	Sup	ported CWL Se	ettings	5, 6,	7, 8	5, 6,	7, 8	5, 6,	7, 8	5, 6,	7, 8	$n_{\rm CK}$	

#### 12.4.1 Speed Bin Table Notes

Absolute Specification ( $T_{OPER}$ ;  $V_{DDQ} = V_{DD} = 1.5V + /-0.075 V$ );

- Notes: 1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
  - 2.tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next 'Supported CL'.
  - 3.tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CLSELECTED and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CLSELECTED.
  - 4. 'Reserved' settings are not allowed. User must program a different value.
  - 5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and SPD information if and how this setting is supported.
  - 6.Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
  - 7.Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
  - 8.Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.

This page left blank.

#### Table 66 — Timing Parameters by Speed Bin

		DDR3-800		DDR3-1066		DDR3-1333		DDR3-1600			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Clock Timing											
Minimum Clock Cycle Time (DLL off mode)	tCK(DLL_OF F)	8	-	8	-	8	-	8	-	ns	6
Average Clock Period	tCK(avg)		•	See 12.4 "S	Standard Sp	eed Bins" o	n page 147	,	•	ps	f
Average high pulse width	tCH(avg)	0.47	0.53	0.47	0.53	0.47	0.53	TBD	TBD	tCK(avg)	f
Average low pulse width	tCL(avg)	0.47	0.53	0.47	0.53	0.47	0.53	TBD	TBD	tCK(avg)	f
Absolute Clock Period	tCK(abs)	tCK(avg) min + tJIT(per) min	tCK(avg) max + tJIT(per) max	ps							
Absolute clock HIGH pulse width	tCH(abs)	tCH(avg) ,min x tCK(avg), min + tJIT(duty) ,min	tCH(avg), max x tCK(avg), max + tJIT(duty) ,max	tCH(avg) ,min x tCK(avg), min + tJIT(duty) ,min	tCH(avg), max x tCK(avg), max + tJIT(duty) ,max	tCH(avg) ,min x tCK(avg), min + tJIT(duty) ,min	tCH(avg), max x tCK(avg), max + tJIT(duty) ,max	tCH(avg) ,min x tCK(avg), min + tJIT(duty) ,min	tCH(avg), max x tCK(avg), max +	ps	
Absolute clock LOW pulse width	tCL(abs)	tCL(avg), min x tCK(avg), min + tJIT(duty) ,min	tCL(avg), max x tCK(avg), max + tJIT(duty) ,max	ps							
Clock Period Jitter	JIT(per)	- 100	100	- 90	90	- 80	80	TBD	TBD	ps	
Clock Period Jitter during DLL locking period	tJIT(per, lck)	- 90	90	- 80	80	- 70	70	TBD	TBD	ps	
Cycle to Cycle Period Jitter	tJIT(cc)	2	00	1	80	1	60	TI	BD	ps	

		DDR	3-800	DDR	3-1066	DDR	3-1333	DDR	3-1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	1	80	1	60	1	40	Т	BD	ps	
Cumulative error across 2 cycles	tERR(2per)	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps	
Cumulative error across 3 cycles	tERR(3per)	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps	
Cumulative error across 4 cycles	tERR(4per)	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps	
Cumulative error across 5 cycles	tERR(5per)	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps	
Cumulative error across n = 6, 7, 8, 9, 10 cycles	tERR(6- 10per)	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps	
Cumulative error across n = 11, 12, Ö49, 50 cycles	tERR(11- 50per)	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps	
Duty Cycle Jitter	tJIT(duty)	- 100	100	- 75	75	- 60	60	TBD	TBD	ps	22
Data Timing											
DQS, DQS# to DQ skew, per group, per access	tDQSQ	-	200	-	150	-	125	-	100	ps	12, 13
DQ output hold time from DQS, DQS#	tQH	0.36	-	0.36	-	0.36	-	0.36	-	tCK(avg)	12, 13
DQ low-impedance time from CK, CK#	tLZ(DQ)	- 800	400	- 600	300	- 500	250	- 450	225	ps	12, 13, 14
DQ high impedance time from CK, CK#	tHZ(DQ)	-	400	-	300	-	250	-	225	ps	12, 13, 14
Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels	tDS(base)	75		25		TBD		TBD		ps	d, 17
Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels	tDH(base)	150		100		TBD		TBD		ps	d, 17
Data Strobe Timing											
DQS,DQS# differential READ Preamble	tRPRE	0.9	Note 19	tCK(avg)	1, 19						
DQS, DQS# differential READ Postamble	tRPST	0.3	Note 11	tCK(avg)	11, 12, 13						
DQS, DQS# differential output high time	tQSH	0.38	-	0.38	-	0.38	-	0.38	-	tCK(avg)	12, 13
DQS, DQS# differential output low time	tQSL	0.38	-	0.38	-	0.38	-	0.38	-	tCK(avg)	12, 13
DQS, DQS# differential WRITE Preamble	tWPRE	0.9	-	0.9	-	0.9	-	0.9	-	tCK(avg)	1
DQS, DQS# differential WRITE Postamble	tWPST	0.4	-	0.4	-	0.4	-	0.4	-	tCK(avg)	1

#### Table 66 — Timing Parameters by Speed Bin (cont'd)

		DDR	3-800	DDR3	-1066	DDR3	-1333	DDR3	-1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
DQS, DQS# rising edge output access time from rising CK, CK#	tDQSCK	- 350	350	- 265	265	- 225	225	- 200	200	ps	12, 13
DQS and DQS# low-impedance time (Referenced from RL - 1)	tLZ(DQS)	- 800	400	- 600	300	- 500	250	- 450	225	ps	12, 13, 14
DQS and DQS# high-impedance time (Referenced from RL + BL/2)	tHZ(DQS)	-	400	-	300	-	250	-	225	ps	12, 13, 14
DQS, DQS# differential input low pulse width	tDQSL	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK(avg)	
DQS, DQS# differential input high pulse width	tDQSH	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK(avg)	
DQS, DQS# rising edge to CK, CK# rising edge	tDQSS	- 0.25	0.25	- 0.25	0.25	- 0.25	0.25	- 0.25	0.25	tCK(avg)	С
DQS, DQS# falling edge setup time to CK, CK# rising edge	tDSS	0.2	-	0.2	-	0.2	-	0.2	-	tCK(avg)	С
DQS, DQS# falling edge hold time from CK, CK# rising edge	tDSH	0.2	-	0.2	-	0.2	-	0.2	-	tCK(avg)	С
Command and Address Timing											
DLL locking time	tDLLK	512	-	512	-	512	-	512	-	nCK	
Internal READ Command to PRECHARGE Command delay	tRTP	max(4nC K, 7.5ns)	-	max(4nC K, 7.5ns)	-	max(4nC K, 7.5ns)	-	max(4nC K, 7.5ns)	-		е
Delay from start of internal write transaction to internal read command	tWTR	max(4nC K, 7.5ns)	-	max(4nC K, 7.5ns)	-	max(4nC K, 7.5ns)	-	max(4nC K, 7.5ns)	-		e, 18
WRITE recovery time	tWR	15	-	15	-	15	-	15	-	ns	е
Mode Register Set command cycle time	tMRD	4	-	4	-	4	-	4	i	nCK	
Mode Register Set command update delay	tMOD	max(12n CK , 15ns)	-	max(12n CK , 15ns)	-	max(12n CK , 15ns)	-	max(12n CK , 15ns)	-		
ACT to internal read or write delay time	tRCD	'	Ret	fer to Table 6	32 to Table	65 on page	s pages 14	17 to pages	150	N.	е
PRE command period	tRP		Ref	fer to Table 6	32 to Table	65 on pages	s pages 14	17 to pages	150		е
ACT to ACT or REF command period	tRC		Ref	fer to Table 6	62 to Table	65 on pages	s pages 14	17 to pages	150		е

		DDR	3-800	DDR3	-1066	DDR3	-1333	DDR3	-1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
CAS# to CAS# command delay	tCCD	4	-	4	-	4	-	4	-	nCK	
Auto precharge write recovery + precharge time	tDAL(min)			WR	+ roundup	(tRP / tCK(a	vg))			nCK	
End of MPR Read burst to MSR for MPR(exit)	tMPRR										
ACTIVE to PRECHARGE command period	tRAS			See 12	2.4 "Standa	ard Speed B	ins" on pag	je 147			е
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max(4nC K , 10ns)	-	max(4nC K , 7.5ns)	-	max(4nC K, 6ns)	-	max(4nC K, 6ns)	-		е
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max(4nC K, 10ns)	-	max(4nC K, 10ns)	-	max(4nC K, 7.5ns)	-	max(4nC K, 7.5ns)	-		е
Four activate window for 1KB page size	tFAW	40	-	37.5	-	30	-	30	=	ns	е
Four activate window for 2KB page size	tFAW	50	-	50	-	45	-	40	=	ns	е
Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	tlS(base)	200		125		TBD		TBD		ps	b, 16
Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	tIH(base)	275		200		TBD		TBD		ps	b, 16
Calibration Timing											
Power-up and RESET calibration time	tZQinit	512	-	512	-	512	_	512	-	nCK	
Normal operation Full calibration time	tZQoper	256	-	256	-	256	-	256	-	nCK	
Normal operation Short calibration time	tZQCS	TBD	-	TBD	-	TBD	-	TBD	-	nCK	
Reset Timing											
Exit Reset from CKE HIGH to a valid command		max(5nC K, tRFC(mi n) + 10ns)	-	max(5nC K, tRFC(mi n) + 10ns)	-	max(5nC K, tRFC(mi n) + 10ns)	-	max(5nC K, tRFC(mi n) + 10ns)	-		
Self Refresh Timings		,		,		,		,			

# JEDEC Standard No. 79-3 Page 157

#### Table 66 — Timing Parameters by Speed Bin (cont'd)

		DDR	3-800	DDR	3-1066	DDR	3-1333	DDR	3-1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Exit Self Refresh to commands not requiring a locked DLL	tXS	max(5nC K, tRFC(mi n) + 10ns)	-								
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK(mi n)	-	tDLLK(mi n)	-	tDLLK(mi n)	-	tDLLK(mi n)	-	nCK	
Minimum CKE low width for Self Refresh entry to exit timing	tCKESR	tCKE(mi n) + 1 nCK	-								
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	max(5 nCK, 10 ns)	-								
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max(5 nCK, 10 ns)	-								
Power Down Timings											
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max(3nC K, 7.5ns)	-	max(3nC K, 7.5ns)	-	max(3nC K, 6ns)	-	max(3nC K, 6ns)	-		
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDLL	max(10n CK, 24ns)	-	max(10n CK, 24ns)	-	max(10n CK, 24ns)	-	max(10n CK, 24ns)	-		2
CKE minimum pulse width	tCKE	max(3nC K 7.5ns)	-	max(3nC K, 5.625ns)	-	max(3nC K, 5.625ns)	-	max(3nC K, 5ns)	-		
Command pass disable delay	tCPDED	1	-	1	-	1	-	1	-	nCK	
Power Down Entry to Exit Timing tPD		tCKE(mi n)	9 * tREFI		15						
Timing of ACT command to Power Down entry	tACTPDEN	1	-	1	-	1	-	1	-	nCK	20
Timing of PRE or PREA command to Power Down entry	tPRPDEN	1	-	1	-	1	-	1	-	nCK	20

		DDR	3-800	DDR3	-1066	DDR3	-1333	DDR3	-1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL + 4 + 1	-	nCK							
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL + 4 + (tWR / tCK(avg)	-	nCK	9						
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL + 4 + WR + 1	-	WL + 4 + WR + 1	-	WL + 4 + WR + 1	-	WL + 4 + WR + 1	-	nCK	10
Timing of WR command to Power Down entry (BC4MRS)	tWRPDEN	WL + 2 + (tWR / tCK(avg)	-	nCK	9						
Timing of WRA command to Power Down entry (BC4MRS)	tWRAPDEN	WL + 2 + WR + 1	-	WL + 2 + WR + 1	-	WL + 2 + WR + 1	-	WL + 2 + WR + 1	-	nCK	10
Timing of REF command to Power Down entry	tREFPDEN	1	-	1	-	1	-	1	-	nCK	20, 21
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(mi n)	-	tMOD(mi n)	-	tMOD(mi n)	-	tMOD(mi n)	-		
ODT Timings											
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	6	-	6	-	nCK	
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	1	9	1	9	1	9	1	9	ns	
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	1	9	1	9	1	9	1	9	ns	
RTT turn-on	tAON	-400	400	-300	300	-250	250	-225	225	ps	7, 12
RTT_NOM and RTT_WR turn-off time tAOF from ODTLoff reference		0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)	8, 12
RTT dynamic change skew tADC		0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)	12
Write Leveling Timings											

#### Table 66 — Timing Parameters by Speed Bin (cont'd)

		DDR	3-800	DDR3	3-1066	DDR3	3-1333	DDR	3-1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
First DQS/DQS# rising edge after write leveling mode is programmed	tWLMRD	40	-	40	-	40	-	40	-	nCK	3
DQS/DQS# delay after write leveling mode is programmed	tWLDQSEN	25	-	25	-	25	-	25	-	nCK	3
Write leveling setup time from rising CK, CK# crossing to rising DQS, DQS# crossing	tWLS	0.15	-	0.15	-	0.15	-	TBD	-	tCK(avg)	
Write leveling hold time from rising DQS, DQS# crossing to rising CK, CK# crossing	tWLH	0.15	-	0.15	-	0.15	-	TBD	-	tCK(avg)	
Write leveling output delay	tWLO	0	9	0	9	0	9	0	7.5	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	0	2	ns	

#### 13.1 Jitter Notes

(ballot 06-21, 1681.05, added 7/28/2006) integrated into AC Param table/notes on 8/1/2006)

Specific Note a

Unit 'tCK(avg)' represents the actual tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.ex) tMRD = 4 [nCK] means; if one Mode Register Set command is registered at Tm, another Mode Register Set command may be registered at Tm+4, even if (Tm+4-Tm) is 4 x tCK(avg) + tERR(4per),min.

Specific Note b

These parameters are measured from a command/address signal (CKE, CS#, RAS#, CAS#, WE#, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK/CK#) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.

Specific Note c

These parameters are measured from a data strobe signal (DQS(L/U), DQS(L/U)#) crossing to its respective clock signal (CK, CK#) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.

Specific Note d

These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U), DQS(L/U)#) crossing.

Specific Note e

For these parameters, the DDR3 SDRAM device supports tnPARAM [nCK] = RU{ tPARAM [ns] / tCK(avg) [ns] }, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP / tCK(avg)}, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR3-800 6-6-6, of which tRP = 15ns, the device will support tnRP = RU{tRP / tCK(avg)} = 6, as long as the input clock jitter specifications are met, i.e. Precharge command at Tm and Active command at Tm+6 is valid even if (Tm+6 - Tm) is less than 15ns due to input clock jitter.

Specific Note f

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times. (Min and max of SPEC values are to be used for calculations in Table 67.

Table 67 — Min and Max SPEC values

Parameter	Symbol	min	max	Units
Absolute clock period	tCK(abs)	tCK(avg),min + tJIT(per),min	tCK(avg),max + tJIT(per),max	ps
Absolute clock HIGH pulse width	tCH(abs)	tCH(avg),min x tCK(avg),min + tJIT(duty),min	tCH(avg),max x tCK(avg),max + tJIT(duty),max	ps
Absolute clock LOW pulse width	tCL(abs)	tCL(avg),min x tCK(avg),min +	tCL(avg),max x tCK(avg),max +	ps
, , , , , , , , , , , , , , , , , , ,	()	tJIT(duty),min	tJIT(duty),max	1

Example: For DDR3-800, tCH(abs),  $min = (0.48 \times 2500 \text{ ps}) - 100 \text{ ps} = 1100 \text{ ps}$ , if tCH(avg), min = 0.48 tCK(avg) and tJIT(duty), min = -100 ps

#### 13.2 Timing Parameter Notes

Notes:

- 1. Actual value dependant upon measurement level definitions which are TBD.
- Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- 3. The max values are system dependent.
- 4. WR as programmed in mode register
- Value must be rounded-up to next higher integer value
- 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- 7. For definition of RTT turn-on time tAON See 5.2.2 "Timing Parameters" on page 84.
- 8. For definition of RTT turn-off time tAOF See 5.2.2 "Timing Parameters" on page 84.
- tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
- 10. WR in clock cycles as programmed in MR0.
- 11. The maximum postamble is bound by tHZDQS(max)
- 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by t.b.d.
- 13. Value is only valid for RON34
- 14. Single ended signal parameter. Refer to chapter <t.b.d.> for definition and measurement method.
- 15. tREFI depends on TOPER
- 16. tlS(base) and tlH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, CK# differential slew rate. Note for DQ and DM signals, VREF(DC) = VRefDQ(DC). For input only pins except RESET#, VRef(DC) = VRefCA(DC). See 13.3 "Address / Command Setup, Hold and Derating" on page 162
- 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS# differential slew rate. Note for DQ and DM signals, VREF(DC) = VRefDQ(DC). For input only pins except RESET#, VRef(DC) = VRefCA(DC). See 13.4 "Data Setup, Hold and Slew Rate Derating" on page 168.
- 18. Start of internal write transaction is defined as follows:

For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL.

For BC4 (on- the- fly): Rising clock edge 4 clock cycles after WL.

For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.

- 19. The maximum preamble is bound by tLZDQS(max)
- 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- 21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXP-DLL(min) is also required. See Figure 65 — "Power-Down Entry/Exit Clarifications -Case 2" on page 81
- 22. tJIT(duty) = +/- { 0.07 \* tCK(avg) [(0.5 (min (tCH(avg), tCL(avg))) \* tCK(avg)] }. For example, if tCH/tCL was 0.48/0.52, tJIT(duty) would calculate out to +/-125ps for DDR3-800. The tCH(avg) and tCL(avg) values listed must not be exceeded.

#### 13.3 Address / Command Setup, Hold and Derating

(Ballot 06-20, 1627.31 updated 7/28/2006)

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 68) to the  $\Delta$ tIS and  $\Delta$ tIH derating value (see Table 69) respectively. Example: tIS (total setup time) = tIS(base) +  $\Delta$ tIS

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IH(ac)}$ min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IL(ac)}$ max. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$  to ac region', use nominal slew rate for derating value (see Figure 100). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 102).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vil(dc)max and the first crossing of  $V_{REF(dc)}$ . Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vih(dc)min and the first crossing of  $V_{REF(dc)}$ . If the actual signal is always later than the nominal slew rate line between shaded 'dc to  $V_{REF(dc)}$  region', use nominal slew rate for derating value (see Figure 101). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{REF(dc)}$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{REF(dc)}$  level is used for derating value (see Figure 103).

For a valid transition the input signal has to remain above/below  $V_{IH/IL(ac)}$  for some time  $t_{VAC}$  (see Table 70).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{IH/IL(ac)}$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{IH/IL(ac)}$ .

For slew rates in between the values listed in Table 69, the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

Table 68 — ADD/CMD Setup and Hold Base-Values for 1V/ns

unit [ps]	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	reference
tIS(base)	200	125	TBD	TBD	V <sub>IH/L(ac)</sub>
tIH(base)	275	200	TBD	TBD	V <sub>IH/L(dc)</sub>

Note: (ac/dc referenced for 1V/ns DQ-slew rate and 2 V/ns DQS slew rate)

Table 69 — Derating values DDR3-800/1066 tlS/tlH - ac/dc based

					Δ	tIS, ∆tl	IH dera	ating ir	ı [ps]	AC/DO	base	d					
							CK	,CK# [	Differe	ntial S	lew Ra	ate					
		4.0 \	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		∆tIS	ΔtIH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	∆tIH
	2.0	88	50	88	50	88	50	96	58	104	66	112	74	120	84	128	100
	1.5	59	34	59	34	59	34	67	42	75	50	83	58	91	68	99	84
	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
CMD/ ADD	0.9	-2	-4	-2	-4	-2	-4	6	4	14	12	22	20	30	30	38	46
Slew	8.0	-6	-10	-6	-10	-6	-10	2	-2	10	6	18	14	26	24	34	40
rate V/ns	0.7	-11	-16	-11	-16	-11	-16	-3	-8	5	0	13	8	21	18	29	34
	0.6	-17	-26	-17	-26	-17	-26	-9	-18	-1	-10	7	-2	15	8	23	24
	0.5	-35	-40	-35	-40	-35	-40	-27	-32	-19	-24	-11	-16	-2	-6	5	10
	0.4	-62	-60	-62	-60	-62	-60	-54	-52	-46	-44	-38	-36	-30	-26	-22	-10

Table 70 — Required time  $t_{VAC}$  above VIH(ac) {below VIL(ac)} for valid transition

Slew Rate [V/ns]	t <sub>VAC</sub>	[ps]
	min	max
> 2.0	75	-
2.0	57	-
1.5	50	-
1.0	38	-
0.9	34	-
0.8	29	-
0.7	22	-
0.6	13	-
0.5	0	-
< 0.5	0	-




Figure 100 — Illustration of nominal slew rate and  $t_{VAC}$  for setup time  $t_{DS}$  (for DQ with respect to strobe) and  $t_{IS}$  (for ADD/CMD with respect to clock).




Figure 101 — Illustration of nominal slew rate for hold time  $t_{\rm DH}$  (for DQ with respect to strobe) and  $t_{\rm IH}$  (for ADD/CMD with respect to clock).




Figure 102 — Illustration of tangent line for setup time  $t_{DS}$  (for DQ with respect to strobe) and  $t_{IS}$  (for ADD/CMD with respect to clock)




Figure 103 — Illustration of tangent line for for hold time  $t_{DH}$  (for DQ with respect to strobe) and  $t_{IH}$  (for ADD/CMD with respect to clock)

#### 13.4 Data Setup, Hold and Slew Rate Derating

(Ballot 06-19, 1627.28 updated 7/28/2006)

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 71) to the  $\Delta$ tDS and  $\Delta$ tDH (see Table 72) derating value respectively. Example: tDS (total setup time) = tDS(base) +  $\Delta$ tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IH(ac)}$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IL(ac)}$ max (see Figure 104). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$  to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 106). Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(dc)}$ max and the first crossing of  $V_{REF(dc)}$ . Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(dc)}$ min and the first crossing of  $V_{REF(dc)}$  (see Figure 105). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to  $V_{REF(dc)}$  region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{REF(dc)}$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{REF(dc)}$  level is used for derating value (see Figure 107).

For a valid transition the input signal has to remain above/below  $V_{IH/IL(ac)}$  for some time  $t_{VAC}$  (see Table 73).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{IH/IL(ac)}$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{IH/IL(ac)}$ .

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization

Table 71 — Data Setup and Hold Base-Values

[ps]	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	reference
tDS(base)	75	25	TBD	TBD	V <sub>IH/L(ac)</sub>
tDH(base)	150	100	TBD	TBD	V <sub>IH/L(dc)</sub>

**Note:** (ac/dc referenced for 1V/ns DQ-slew rate and 2 V/ns DQS slew rate)

#### 13.4 Data Setup, Hold and Slew Rate Derating (cont'd)

Table 72 — Derating values DDR3-800/1066 tDS/tDH - ac/dc based

					Δί	DS, ΔE	OH dera	ating in	[ps] /	AC/DC	based	1					
		DQS, DQS# Differential Slew Rate															
		4.0	4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4 V/ns 1.2 V/ns									1.0 V/ns					
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	88	50	88	50	88	50	-	-	-	-	-	-	-	-	-	-
	1.5	59	34	59	34	59	34	67	42	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DQ	0.9	-	-	-2	-4	-2	-4	6	4	14	12	22	20	-	-	-	-
Slew rate	8.0	-	-	-	-	-6	-10	2	-2	10	6	18	14	26	24	-	-
V/ns	0.7	-	-	-	-	-	-	-3	-8	5	0	13	8	21	18	29	34
	0.6	-	-	-	-	-	-	-	-	-1	-10	7	-2	15	8	23	24
	0.5	-	-	-	-	-	-	-	-	-	-	-11	-16	-2	-6	5	10
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-30	-26	-22	-10

NOTE:

1.Cell contents shaded in red are defined as 'not supported'.

Table 73 — Required time  $t_{VAC}$  above VIH(ac) {below VIL(ac)} for valid transition

Slew Rate [V/ns]	t <sub>VAC</sub>	[ps]
	min	max
> 2.0	75	-
2.0	57	-
1.5	50	-
1.0	38	-
0.9	34	-
0.8	29	-
0.7	22	-
0.6	13	-
0.5	0	-
< 0.5	0	-




Figure 104 — Illustration of nominal slew rate and  $t_{VAC}$  for setup time  $t_{DS}$  (for DQ with respect to strobe) and  $t_{IS}$  (for ADD/CMD with respect to clock).




Figure 105 — Illustration of nominal slew rate for hold time  $t_{\rm DH}$  (for DQ with respect to strobe) and  $t_{\rm IH}$  (for ADD/CMD with respect to clock).




Figure 106 — Illustration of tangent line for setup time  $t_{DS}$  (for DQ with respect to strobe) and  $t_{IS}$  (for ADD/CMD with respect to clock)




Figure 107 — Illustration of tangent line for for hold time  $t_{DH}$  (for DQ with respect to strobe) and  $t_{IH}$  (for ADD/CMD with respect to clock)

This page left blank.



#### **Standard Improvement Form**

#### **JEDEC JESD79-3**

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form (it can be edited in Acrobat Exchange) and return to:

#### **JEDEC**

Attn: Publications Department 2500 Wilson Blvd. Suite 220 Arlington, VA 22201-3834

Fax: 703.907.7583

1. I recommend changes to the following:  Requirement, paragraph number  Test method number  Paragraph number  The referenced paragraph number has proven to be:  Unclear  Too Rigid  In Error
2. Recommendations for correction:
3. Other suggestions for document improvement:
Submitted by
Name: Phone:
Company: E-mail:
Address:
City/State/Zip: Date:

