

## Common Signal Names & Naming Conventions

---

Signals beginning with capital letters denote an I/O pin

Signals beginning with lower case letters are internal to a cell

VDD – Supply Voltage

$\overline{\text{RST}}$  – Reset (Active Low)

RST – Reset (Active High)

GND – Ground or VSS equivalent

\_\_\_\_\_ VDD

\_\_\_\_\_  $\overline{\text{RST}}$

\_\_\_\_\_ RST

\_\_\_\_\_ GND

L – Left (DI Encoded Input Channel)

Le – Left enable

R – Right (DI Encoded Output Channel)

Re – Right enable

A, Ae; B, Be; C, Ce; D, De; etc:

Input or output channels (cell dependent) w/ corresponding enable (active–low acknowledgement) signals.

en – internal enable

lv – left valid

rv – right valid

sv – state valid

rsv – right & state valid

$\overline{\text{rsv}}$  – not right & state valid (inverted rsv)

etc.

Copyright (c) 2017, All of the following:

All rights reserved.

Organizations: The Regents of the University of California




Authors: R St. Denis, C. Nitta,  
R. Amirtharajah, M. Farrens  
V. Akella

Contributors: R. St. Denis


Citations: Author(s) of respective citations & extensions



## Arbiter\_QDI\_Nonput



Citations: A Designer's Guide to Asynchronous VLSI  
US 7274709 B2



Copyright (c) 2017, All of the following:



All rights reserved.

Organizations: The Regents of the University of California


Authors: R. St. Denis, C. Nitta,  
R. Amirtharajah, M. Farrens,  
V. Akella

Contributors: R. St. Denis

Citations: Author(s) of respective citations & extensions








Pre-Charged Full Buffer, e1of4

Inputs	Outputs	I/O
Left <3:0> Right Enable	Right <3:0> Left Enable	VDD GND RST

- RST
- L<3:0>
- Le
- R<3:0>
- Re



Copyright (c) 2017, All of the following: All rights reserved.

Organizations: The Regents of the University of California

Authors: R. St. Denis, C. Nitta, R. Amirtharajah, M. Farrens, V. Akella


Contributors: R. St. Denis

Citations: Author(s) of respective citations & extensions

Asymmetric C—element

## Register\_e1of4

C=0, internally stored data sent to output  
 C=1, data on L consumed and stored internally  
 C=2, data on L consumed, stored internally, and sent to output



Citation: A Designer's Guide to Asynchronous VLSI

Copyright (c) 2017, All of the following: All rights reserved.

Organizations: The Regents of the University of California


Authors: R. St. Denis, C. Nitta,  
 R. Amirtharajah, M. Farrrens  
 V. Akella

Contributors: R. St. Denis

Citations: Author(s) of respective citations & extensions




Copyright (c) 2017. All rights reserved.  
 Organizations: The Regents of the University of California  
 Authors: R. S. Dana, C. Hilla, R. Amirtharajah, M. Farnes, V. Adella  
 Contributors: R. Shi, Davis  
 Citations: Author(s) of respective citations & extensions



Citation:  
 GHz Asynchronous SRAM

SRAM\_6T\_1024x16

# PCFB Split 4, e1of4



Extension of: US 7274709 B2

Copyright (c) 2017, All of the following:

All rights reserved.


Organizations: The Regents of the University of California

Authors: R. St. Denis, C. Nitta,  
R. Amirtharajah, M. Farrens  
V. Akella

Contributors: R. St. Denis

Citations: Author(s) of respective citations & extensions





Extension of: US 7274709 B2

Copyright (c) 2017, All of the following: All rights reserved.  
 Organizations: The Regents of the University of California  
 Authors: R. St. Denis, C. Nitta, R. Amirtharajah, M. Farrns, V. Akella  
 Contributors: R. St. Denis  
 Citations: Author(s) of respective citations & extensions





