# Proposed Draft

# Serial ATA International Organization

Version 3 June 2, 2014

## Serial ATA Revision 3.2 Technical Proposal #058 Title: DAS/DSS/DHU Changes

This is an internal working document of the Serial ATA International Organization. As such, this is not a completed standard and has not been approved. The Serial ATA International Organization may modify the contents at any time. This document is made available for review and comment only.

Permission is granted to the Promoters, Contributors and Adopters of the Serial ATA International Organization to reproduce this document for the purposes of evolving the technical content for internal use only without further permission provided this notice is included. All other rights are reserved and may be covered by one or more Non Disclosure Agreements including the Serial ATA International Organization participant agreements. Any commercial or for-profit replication or republication is prohibited. Copyright © 2000 to 2014 Serial ATA International Organization. All rights reserved.

This Draft Specification is NOT the final version of the Specification and is subject to change without notice. A modified, final version of this Specification ("Final Specification") when approved by the Promoters will be made available for download at this Web Site: http://www.serialata.org.

THIS DRAFT SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. Except for the right to download for internal review, no license, express or implied, by estopple or otherwise, to any intellectual property rights is granted or intended hereunder.

THE PROMOTERS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS DRAFT SPECIFICATION. THE PROMOTERS DO NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS.

THIS DOCUMENT IS AN INTERMEDIATE DRAFT FOR COMMENT ONLY AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

\* Other brands and names are the property of their respective owners.

Copyright © 2005 to 2014 Serial ATA International Organization. All rights reserved.

### **Author Information**

Author Name	Company	Email address
Larry McMillan (Ralph Weber ghost)	Western Digital	Larry.McMillan@wdc.com Ralph.Weber@wdc.com

### **Workgroup Chair Information**

Workgroup (Phy, Digital, etc)	Chairperson Name	Email address
Digital	Jim Hatfield	James.C.Hatfield@seagate.com

### **Document History**

Version	Date	Comments	
0	5/16/2014	Initial release.	
1	5/19/2014	Incorporated changes requested by Harvey Newman, Larry McMillan, and the 19 May 2014 Digital conference call.	
2	6/2/2014	Incorporated changes requested by 2 June 2014 Digital conference call	
3	6/2/2014	Changed D183 to TPR058 for Member Review	

#### Introduction

In the SATA revision 3.2 spec (as well as previous versions) devices are allowed to support both DSS and DAS, but hosts are not.

There are two hardware control features listed as:

- a) Disable Staggered Spinup (DSS); and
- b) Device Activity Signal (DAS) (e.g., light emitting diode (LED)).

A device may optionally support activity indication, staggered spinup control, or both features.

Presently, a host is only allowed to support one feature, either receiving activity indication or disable staggered spinup control. If a host supports receiving activity indication, then the host shall not use pin P11, P7, or P8, depending upon connector, to disable staggered spinup. If a host does not support receiving activity indication, then the host may use pin P11, P7, or P8, depending upon connector, to disable staggered spinup.

This proposal changes this restriction in order to allow hosts to optionally support activity indication, staggered spinup control, or both features.

This proposal additionally provides clarification regarding the DHU function by stating that the DHU option is, by nature, incompatible with the DAS option.

(Editor's note: modify the text of SATA revision 3.2 as follows)

Additions are in blue underline and removals are in red strikethrough.

#### 13.10 Hardware Feature Control (optional)

. . .

Table 123 specifies the pins used by Hardware Feature Control for various connectors

#### Table 123 – Pins used by Hardware Feature Control

Standard Connector (3.5 inch & 2.5 inch)	1.8 inch Micro SATA Connector <sup>a</sup>	LIF-SATA Connector
Pin P11:  a) DSS; b) DAS <sup>b</sup> ; c) DHU <sup>b</sup> ; or d) other vendor specific.	Pin P7:  a) DAS <sup>b</sup> ; b) DHU <sup>b</sup> ; or c) other vendor specific.	Pin P8:  a) DSS; b) DAS; or c) other vendor specific. Pin P21: a) DHU

<sup>&</sup>lt;sup>a</sup> DSS is not defined for 1.8 inch Micro SATA Connector.

Concurrent support of both DAS and DHU on the same pin is not permitted.

#### 6.13.1.2 Default behavior

There are two hardware control features listed as:

- a) Disable Staggered Spinup (DSS); and
- b) Device Activity Signal (DAS) (e.g., light emitting diode (LED)).

Due to various hardware issues, these features are mapped onto different physical pins depending on the connecter type as indicated in Table 41 and Table 123. Not all features are defined for all connecter types.

The Hardware Feature Control, (i.e., pins P11, P7, or P8 depending upon connector) may be used by the device to provide the host with an activity indication and it may be used by the host to indicate whether staggered spinup should be used. To accomplish both of these goals, the Hardware Feature Control acts as an input from the host to the device prior to PHYRDY for staggered spinup control and then acts as an output from the device to the host after PHYRDY for activity indication. The activity indication provided is primarily for use in backplane applications. See 13.15 for information on activity LED generation for desktop applications.

A <u>host or</u> device may optionally support activity indication, staggered spinup control, or both features. If neither feature is supported, then pin P11, P7, or P8 depending upon connector is a no connect at the device as specified in Table 5.

A host shall support one feature, either receiving activity indication or disable staggered spinup control. If a host supports receiving activity indication, then the host shall not use pin P11, P7, or P8 depending upon connector to disable staggered spinup. If a host does not support receiving activity indication, then the host may use pin P11, P7, or P8 depending upon connector to disable staggered spinup.

#### 6.13.4.1 Electrical and functional definition

The staggered spinup feature as is defined in 13.10. Devices Hosts or devices may optionally provide support to disable staggered spinup through pin P11 of the Standard Connector or pin P8 of the LIF-SATA Connector (see table 123) of the power segment connector. The disable staggered spinup control is an active asserted low host signal.

Before the device spins up its media, devices that support disable staggered spinup control shall detect whether pin P11 of the Standard Connector or pin P8 of the LIF-SATA Connector is asserted low by the host. If pin P11 of the Standard Connector or pin P8 of the LIF-SATA Connector is asserted low the device shall disable staggered spinup and immediately initiate media spinup. If pin P11 of the Standard Connector or pin P8 of the LIF-SATA Connector is not connected asserted low in the host (floating), devices that support disable staggered spinup through pin P11 of the Standard Connector or pin P8 of the LIF-SATA Connector shall enable staggered spinup. Table 46 defines the electrical signal requirements for the device detection of disable staggered spinup.

The staggered spinup control indication provided by a host or storage subsystem shall be static and shall not be changed before PHYRDY is asserted while power is applied. If the signal is pulled low by the host during the disable staggered spinup detection period, the signal shall remain low at least until after PHYRDY is asserted. Devices shall disable the activity signal if the host signals disable staggered spinup.

If the staggered spinup feature is supported, the device shall:

- a) sample the disable staggered spinup condition after the time DC power is applied and before PHYRDY is asserted, and
- b) not enable the device activity signal before PHYRDY is asserted.

For devices utilizing either the Standard Connector or the 1.8 inch Micro SATA Connector, if the Direct Head Unload (DHU) feature is supported, the device shall disable the device activity signal.