Khursheed et al., 2011 - Google Patents

Improved dft for testing power switches

Khursheed et al., 2011

View PDF
Document ID
4169269993364213485
Author
Khursheed S
Yang S
Al-Hashimi B
Huang X
Flynn D
Publication year
Publication venue
2011 Sixteenth IEEE European Test Symposium

External Links

Snippet

Power switches are used as part of power-gating technique to reduce leakage power of a design. To the best of our knowledge this is the first study that analyzes recently proposed DFT solutions for testing power switches through SPICE simulations on a number of ISCAS …
Continue reading at eprints.soton.ac.uk (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Similar Documents

Publication Publication Date Title
Khursheed et al. Improved dft for testing power switches
EP1964258B1 (en) Adaptive voltage scaling for an electronics device
Lackey et al. Managing power and performance for system-on-chip designs using voltage islands
US6883152B2 (en) Voltage island chip implementation
US7693676B1 (en) Low power scan test for integrated circuits
US8373493B2 (en) Power switch design and method for reducing leakage power in low-power integrated circuits
Chatterjee et al. Design of a 1.7-GHz low-power delay-fault-testable 32-b ALU in 180-nm CMOS technology
Rossi et al. Reliable power gating with NBTI aging benefits
Kahng et al. Active-mode leakage reduction with data-retained power gating
Idgunji Case study of a low power MTCMOS based ARM926 SoC: Design, analysis and test challenges
Enachescu et al. Ultra low power NEMFET based logic
Blaauw et al. Emerging power management tools for processor design
Macko et al. Power-management high-level synthesis
Melikyan et al. Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 14 nm Technology
Kao Subthreshold leakage control techniques for low power digital circuits
Melikyan et al. Clock gating and multi-VTH low power design methods based on 32/28 nm ORCA processor
Bhunia et al. Power reduction in test-per-scan BIST with supply gating and efficient scan partitioning
Priya et al. Early Register Transfer Level (RTL) power estimation in real-time System-on-Chips (SoCs)
Abdollahi et al. Leakage current reduction in sequential circuits by modifying the scan chains
Mistry Leakage power minimisation techniques for embedded processors
Joshi et al. Reductions of instantaneous power by ripple scan clocking
Bhunia et al. A novel low-power scan design technique using supply gating
Saranya et al. Optimized design of an ALU Block using architectural level power optimization techniques
Ghosh et al. Shannon expansion based supply-gated logic for improved power and testability
Korshunov et al. Active-mode leakage power optimization using state-preserving techniques