US20140084977A1 - Wide Frequency Range Delay Locked Loop - Google Patents

Wide Frequency Range Delay Locked Loop Download PDF

Info

Publication number
US20140084977A1
US20140084977A1 US14/092,788 US201314092788A US2014084977A1 US 20140084977 A1 US20140084977 A1 US 20140084977A1 US 201314092788 A US201314092788 A US 201314092788A US 2014084977 A1 US2014084977 A1 US 2014084977A1
Authority
US
United States
Prior art keywords
delay
clock signal
locked loop
analog
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/092,788
Inventor
Peter Vlasenko
Dieter Haerle
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mosaid Technologies Inc
Original Assignee
Mosaid Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mosaid Technologies Inc filed Critical Mosaid Technologies Inc
Priority to US14/092,788 priority Critical patent/US20140084977A1/en
Assigned to CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. reassignment CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: MOSAID TECHNOLOGIES INCORPORATED
Publication of US20140084977A1 publication Critical patent/US20140084977A1/en
Assigned to CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. reassignment CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. CHANGE OF ADDRESS Assignors: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Assigned to CPPIB CREDIT INVESTMENTS INC., AS LENDER, ROYAL BANK OF CANADA, AS LENDER reassignment CPPIB CREDIT INVESTMENTS INC., AS LENDER U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) Assignors: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Priority to US15/479,691 priority patent/US10122369B2/en
Assigned to CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. reassignment CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS) Assignors: ROYAL BANK OF CANADA, AS LENDER
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0818Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/10Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector

Definitions

  • SDRAM synchronous dynamic random access memory
  • microprocessors receive an external clock signal generated by an external clock source such as a crystal oscillator.
  • the external clock signal received through an input pad on the device is routed to various circuits within the device through a tree of buffer circuits.
  • the buffer tree introduces a common delay between the external clock and each buffered clock.
  • a delay locked loop with an adjustable delay line is used to synchronize the buffered clock signal with the external clock signal by delaying the external clock signal applied to the buffer tree.
  • the DLL includes a phase detector, which detects the phase difference between the external clock signal and a buffered clock signal. Based on the detected phase difference, the DLL synchronizes the buffered clock signal to the external clock signal by adding an appropriate delay to the external clock signal until the buffered external clock signal (the internal clock) is in phase with the external clock signal.
  • the DLL can be implemented as an analog delay locked loop or a digital delay locked loop. In an analog delay locked loop, a voltage controlled delay line is used to delay the external clock signal.
  • FIG. 1 is a block diagram of a prior art analog delay locked loop (DLL) 100 .
  • the analog DLL 100 synchronizes an internal clock signal CK I with an external clock signal CK E .
  • the external clock CK E signal is coupled to a voltage controlled delay line 102
  • the voltage controlled delay line 102 is coupled to clock tree buffers 108 .
  • the delayed external clock signal CK E is fed into the clock tree buffers 108 where it propagates to the outputs of the tree and is applied to the various circuits.
  • the delay through the clock tree buffer 108 results in a phase difference between the external clock signal CK E and the internal clock signal CK I .
  • the voltage controlled delay line 102 adds further delay to the external clock signal CK E to synchronize the external and internal clock signals.
  • one of the outputs of the clock tree buffers 108 is coupled to a phase detector 104 where it is compared with the external clock signal CK E .
  • the phase detector 104 detects the phase difference between the internal clock CK I and the external clock CK E .
  • the output of the phase detector 104 is integrated by a charge pump 106 and a loop filter capacitor 112 to provide a variable bias voltage V CTRL 110 for the voltage controlled delay line (VCDL) 102 .
  • the bias voltage V CTRL selects the delay to be added to the external clock signal by the VCDL 102 to synchronize the internal clock signal CK I with the external clock signal CK E .
  • the phase detector 104 can be a D-type flip-flop with the D-input coupled to the external clock signal CK E and the clock input coupled to the internal clock signal CK I . On each rising edge of the internal clock signal CK I , the output of the phase detector 104 indicates whether the rising edge of the internal clock signal is before or after the rising edge of the external clock signal.
  • the analog DLL 100 produces a voltage controlled delay with high accuracy. However performance of the analog DLL varies over a frequency range because of a non-linear control voltage characteristic.
  • FIG. 2 is a graph illustrating the non-linear control voltage characteristic for the voltage controlled delay line shown in FIG. 1 .
  • devices support a wide range of external clock frequencies within which an operational frequency is selected for a particular device.
  • the device can operate at any frequency between point A and point C.
  • the operational frequency selected is at point B.
  • control voltage characteristic is non-linear: sharp at one end of the control voltage range (point C) and almost flat at the opposite end (point A). This control voltage characteristic results in DLL instability at point C and long lock times at point A.
  • the wide range of frequencies (delays) is controlled by the bias voltage V CTRL .
  • the bias voltage V CTRL is the output of the charge pump 106 , which remains in a high-impedance state most of the time. Any noise on the bias voltage signal V CTL disturbs the output of the analog DLL 100 .
  • a small voltage change ( ⁇ V) due to noise results in a large change in delay.
  • the analog DLL is very sensitive to noise when operating at point B, within the wide frequency range shown from point C to point A. Therefore, the analog DLL is not stable within a wide frequency range.
  • a digital DLL does not have the stability problem of an analog DLL.
  • the accuracy of a digital DLL is not the same as the accuracy of an analog DLL, because the delay is provided by combining fixed quantum (steps) of delay.
  • a decrease in step size results in a corresponding increase in silicon area because more delay elements are required to cover the wide frequency range.
  • a delay locked loop which has high accuracy, good stability and a fast lock time over a wide frequency range is presented.
  • the delay locked loop combines shorter lock time, good accuracy and stability with low power consumption and small silicon area for the delay locked loop operating in a wide range of frequencies.
  • the delay locked loop includes a digital delay circuit and an analog delay circuit.
  • the digital delay circuit engages delay elements to provide coarse phase adjustment in the delay locked loop.
  • the analog delay circuit provides a fine phase adjustment in the delay locked loop while the digital delay circuit is held at a fixed delay.
  • a lock detector in the digital delay circuit detects completion of the coarse phase adjustment, freezes the fixed delay upon completion and enables fine phase adjustment.
  • the digital delay circuit which includes a plurality of fixed delay elements, operates in a wide delay range.
  • the analog delay circuit operates in a small delay range within the wide delay range and is held at a second fixed delay until the digital delay circuit completes the coarse phase adjustment.
  • FIG. 1 is a block diagram of a prior art analog delay locked loop (DLL);
  • DLL delay locked loop
  • FIG. 2 is a graph illustrating the non-linear controlling voltage characteristic for the voltage controlled delay line shown in FIG. 1 ;
  • FIG. 3 is a block diagram of a wide frequency range delay locked loop according to the principles of the present invention.
  • FIGS. 4 , 4 A and 4 B illustrates delay cells in the DCDL and the VCDL
  • FIG. 5 is a schematic of one embodiment of any one of the delay cells shown in FIG. 4 ;
  • FIG. 6 is a graph illustrating the non-linear controlling voltage characteristic for the narrow frequency range of the VCDL in the DLL shown in FIG. 3 ;
  • FIG. 7 is a schematic of an embodiment of the lock detector and the analog switch shown in FIG. 3 ;
  • FIGS. 8A-C are timing diagrams illustrating the relationship of the phase detector output to the phase difference between the clocks.
  • FIG. 9 is a timing diagram illustrating signals in the schematic shown in FIG. 7 .
  • FIG. 3 is a block diagram of a wide frequency range delay locked loop (DLL) 300 according to the principles of the present invention.
  • the wide frequency range DLL 300 has two domains of operation: a digital domain which includes a digital delay circuit 302 and an analog domain which includes an analog delay circuit 304 .
  • the wide frequency range DLL 300 combines the two techniques to provide high accuracy, good stability and a fast lock time over a wide frequency range.
  • the digital delay circuit 302 is responsible for coarse phase adjustment during initialization and the analog delay circuit 304 is responsible for fine phase adjustment during normal operation, after coarse phase adjustment is completed by the digital delay circuit 302 .
  • the digital delay circuit 302 operates within the wide delay range and brings the delay locked loop 300 to a stable operation point during power-up initialization.
  • the analog delay circuit 304 operates within a small delay range of the stable operation point within the wide delay range and maintains the delay locked loop at the stable operation point while the digital delay circuit 302 is held at a fixed delay.
  • the overall delay provided by the DLL includes a digitally controlled delay line (DCDL) 306 having a set of delay elements, each having a fixed delay and a voltage controlled delay line (VCDL) 312 .
  • DCDL digitally controlled delay line
  • VCDL voltage controlled delay line
  • the combination of the DCDL delay provided by the DCDL 306 and the VCDL delay provided by the VCDL 312 provides an accurate delay. Only one of the domains can vary the DLL delay at any time.
  • the digital delay circuit 302 varies the DCDL 306 (coarse delay). After coarse phase adjustment is complete (lock is reached), the DCDL delay is held at a fixed number of DCDL delay elements (frozen) and the analog delay circuit 304 varies the DLL delay to provide fine phase adjustment by varying the VCDL delay.
  • the digital delay circuit 302 operates within the wide delay range to bring the DLL 300 to the operation point (lock) quickly to provide a short lock time.
  • a lock detector 310 in the digital delay circuit 302 detects when the digital delay circuit 302 has brought the DLL delay to the stable operation point and enables control of the DLL delay to be switched to the analog delay circuit 304 .
  • a phase detector 320 detects the phase difference between the external clock signal CK E and the internal clock signal CK I .
  • the phase detector 320 can be any phase detector well known to those skilled in the art.
  • the phase detector 320 ( FIG. 3 ) includes a D-type flip-flop with CK I connected to the clock input and CK E connected to the D-input. The rising edge of CK I latches the state of CK E at the output (Ph_det) of the D-type flip-flop.
  • the analog delay circuit 304 includes a multiplexor 314 , a VCDL 312 and a charge pump 316 .
  • the VCDL 312 is a chain of differential-input-differential-output stages (delay elements) with voltage control.
  • the multiplexor 314 selects the source of the VCDL bias voltage 322 to the VCDL 312 .
  • the VCDL bias voltage 322 is a fixed bias voltage V BPI , V BNI provided by bias voltage generator 318 or a variable bias voltage V BP2 , V BN2 provided by charge pump 316 .
  • differential bias voltage V BPI , V BNI provides the VCDL bias voltage 322 through multiplexor 314 .
  • the VCDL bias voltage 322 provides a constant VCDL delay. That delay may be in the middle of the full delay range of the VCDL to enable fine tuning in both positive and negative directions as discussed below.
  • the code stored in a counter 308 is initialized to zero, which corresponds to the minimum delay; that is, the minimum number of delay cells in the DCDL 306 that are engaged.
  • the lock detector 310 allows the DCDL 306 to increase the DCDL delay by adding delay cells as the counter 318 is incremented until the nearest rising edge of the internal clock signal CK I is aligned with the external clock signal CK E .
  • the counter 308 is incremented by the external clock signal CK E until lock is reached (the clocks are aligned).
  • the counter 308 is an up counter which increments on each rising edge of the external clock signal CK E while enabled by the SW signal from the lock detector 310 .
  • Delay cells in the DCDL 306 are added to the DCDL delay line based on the n-bit count value output by the counter 308 to engage the minimum number of DCDL delay cells necessary dependent on the bias voltage V BP1 , V BN1 .
  • the SW signal output by the lock detector 310 disables any further incrementing of the counter 308 .
  • the VCDL bias voltage 322 is provided by bias voltage V BP2 , V BN2 , the output of charge pump 316 , through multiplexor 314 .
  • the charge pump 316 can be any charge pump well known to those skilled in the art.
  • the overall delay line is minimum length to minimize noise.
  • the digital delay circuit 302 is held at a fixed delay by disabling further incrementing of the counter 308 .
  • Only the VCDL portion of the DLL delay line can be varied by the analog delay circuit 304 .
  • the analog delay circuit 304 fine tunes the DLL delay to compensate for all drifts and condition changes to keep the external and internal clock signal edges aligned, by varying the VCDL delay, which is added to the fixed delay provided by the DCDL.
  • the analog controlled delay line 310 varies the VCDL delay up or down by varying the bias voltage to the VCDL delay cells 402 based on detected phase difference between the clocks.
  • FIG. 4 illustrates delay cells in the DCDL and the VCDL.
  • the digitally controlled delay line (DCDL) includes a chain of DCDL delay cells 400 and the voltage controlled delay line (VCDL) includes a chain of VCDL delay cells 402 .
  • the delay of each DCDL cell 400 is fixed by permanently connecting the bias voltage for each DCDL cell 400 to a fixed bias voltage V BP1 , V BN1 .
  • the fixed bias voltage V BP1 , V BN1 is provided by a bias voltage generator 318 ( FIG. 3 ) which can be any type of voltage stabilizing device, for example, a band-gap reference and need not correspond to the VCDL bias voltage 322 initially applied to the VCDL.
  • the DLL delay includes only the fixed delay provided by demultiplexor 404 , multiplexor 408 and the VCDL delay elements 402 in the VCDL connected to the fixed bias voltage V BP1 , V BN1 .
  • the VCDL delay provided by VCDL is dependent on the fixed bias voltage V BP1 , V BN1 .
  • the DCDL delay cells 400 and the VCDL delay cells 402 are the same delay cell with voltage controlled delay. However, in an alternate embodiment, the DCDL delay cell 400 can differ from the VCDL delay cell 402 .
  • the DCDL is initially variable by increasing the number of DCDL delay elements 400 with each DCDL delay element 400 having the same delay fixed by the fixed bias voltage V BP1 , V BN1 .
  • the same fixed bias voltage V BP1 , V BN1 is coupled to the DCDL delay elements 400 and the VCDL elements 402 .
  • the fixed bias voltage coupled to the VCDL delay elements 402 and the DCDL delay elements 400 can be different; for example, a first bias voltage may be set to 0.7V DD coupled to the DCDL and a second bias voltage may be set to 0.5V DD coupled to the VCDL.
  • the VCDL delay is initially fixed with each of the three VCDL delay elements 402 numbered 1-3 coupled to the fixed bias voltage V BP1 , V BN1 , but the VCDL delay varies with changes in the VCDL bias voltage 322 during normal operation.
  • the number of engaged elements in the DCDL 306 is dependent on the n-bit count 406 output by the counter 308 .
  • the n-bit count 406 is coupled to the de-multiplexor 404 to select the output of the de-multiplexor 404 through which the external clock is output to the DCDL 306 .
  • the n-bit count 406 is also coupled to multiplexor select logic 430 which provides an m-bit multiplexor select signal, with one of the m-bits coupled to each multiplexor in the DCDL 306 .
  • the multiplexor select logic 430 is a decoder which decodes the n-bit count to provide the m-bit multiplexor select signal. In the embodiment shown m is 7 and n is 3.
  • the multiplexor select logic 430 decodes a three bit count 406 to select one of the seven multiplexors through which to forward the external clock as shown in Table 1 below.
  • the Most Significant Bit (MSB) of the seven bit multiplexor select signal corresponds to the select signal for multiplexor 420 and the Least Significant Bit (LSB) of the seven bit multiplexor signal corresponds to the select signal for multiplexor 408 .
  • MSB Most Significant Bit
  • LSB Least Significant Bit
  • the multiplexor select logic can be implemented as a shift register clocked by the external clock and enabled by the SW signal.
  • the external clock signal CK E is delayed through DCDL delay elements engaged dependent on the n-bit count output by counter 308 .
  • Control of the DLL delay is switched to the VCDL 312 by switching the bias voltage V BP1 , V BN1 to the bias voltage V BP2 , V BN2 through the multiplexor 314 ( FIG. 3 ).
  • the DLL delay includes minimum delay provided by the engaged DCDL delay elements 400 in the DCDL 306 and additional delay provided by the VCDL 312 to provide an accurate DLL delay.
  • the stability of the DLL is increased by using the digital domain to cover a wide delay range to obtain a minimum delay, then freezing the digital domain to allow the analog domain to operate within a small delay range to control the DLL delay.
  • the bias voltage coupled to the VCDL bias voltage 322 is set so that the VCDL does not control the DLL delay until after lock is detected by the digital domain. Before lock, the VCDL merely provides a constant delay independent of the phase difference between the clocks.
  • the de-multiplexor 404 directs the external clock CLK E to engage delay elements dependent on the n-bit count 406 output by the counter 308 . With count 406 set to ‘0’, CLK E is directed through output 422 of de-multiplexor 404 coupled to multiplexor 408 and no delay DCDL elements 400 are engaged.
  • CLK E is directed through output 424 of the de-multiplexor 404 by count 406 set to ‘1’ to engage DCDL delay stage labeled 4.
  • Multiplexor 410 is enabled to allow CLK E through to DCDL delay stage 400 labeled 4 and the m-bit multiplexor select signal output by multiplexor select logic 430 allows delayed CLK E through multiplexor 408 to the VCDL.
  • All six DCDL delay stages are engaged when the count 406 is six, and CLK E is directed through de-multiplexor output 426 through multiplexors 420 , 418 , 416 , 414 , 412 , 410 , 408 and delay elements labeled 9-4.
  • the DCDL line is frozen when the counter 308 is disabled by the SW signal.
  • FIG. 5 is a schematic of one embodiment of any one of the delay elements shown in FIG. 4 .
  • the delay cell 400 includes a source-coupled pair of NMOS devices T 1 , T 2 with symmetric loads 500 , 502 .
  • the differential input clock signal CLK E I ⁇ , CLK E I+ is coupled to the respective gates of NMOS devices T 1 , T 2 with CLK E I+ coupled to the gate of NMOS device T 1 and CLK E I ⁇ coupled to the gate of NMOS device T 2 .
  • the differential output clock signal CLK E O ⁇ , CLK E O+ is coupled to the respective drains of NMOS devices T 1 , T 2 .
  • the sources of NMOS devices T 1 and T 2 are coupled and are also coupled to the drain of NMOS current source T 3 .
  • NMOS current source T 3 compensates for drain and substrate voltage variations.
  • Symmetric load 500 includes a diode-connected PMOS device T 4 connected in parallel with a biased PMOS device T 5 .
  • Symmetric load 502 includes a diode-connected PMOS device T 7 connected in parallel with a biased PMOS device T 6 .
  • the effective resistance of the symmetric loads 500 , 502 changes with changes in the bias voltage V BP1 resulting in a corresponding change in delay through the delay stage from the differential clock input to the differential clock output.
  • FIG. 6 is a graph illustrating the non-linear control voltage characteristic for the narrow delay range of the VCDL 312 in the DLL 300 shown in FIG. 3 .
  • the digital domain provides the minimum delay to bring the operating range of the DLL 300 to point B.
  • the analog domain operates within a narrow delay range 600 from point B-High to point B-Low.
  • This delay range is much smaller than the wide delay range supported by the DLL, but may be controlled by the same large voltage range as applied in the pure analog case of FIG. 2 .
  • the small delay range controlled by a large voltage range ensures the stability of the analog domain during normal operation of the DLL.
  • the analog delay circuit 304 operates within the delay range 85 ns to 80 ns over voltage range 200 mV to 800 mV. In contrast to the wide delay range over the same voltage range shown in FIG. 2 , a small variation in control voltage ( ⁇ V) does not substantially affect the delay.
  • FIG. 7 is a schematic of an embodiment of the lock detector 310 and the multiplexor 314 shown in FIG. 3 .
  • the lock detector 310 includes two SR flip-flops 700 , 702 , AND gate 706 and inverter 704 .
  • SR flip-flop 700 detects when the internal clock signal CK I is within a phase detection window.
  • SR flip-flop 702 detects when the internal clock signal CK I is in phase with the external clock signal CK E . Once the internal clock signal CK I is in phase with the external clock signal CK E the SW signal is set to logic ‘0’ to disable further changes to the DCDL delay.
  • the lock detector output SW is set to logic ‘0’ prior to lock being reached and set to logic ‘1’ after lock is reached.
  • the logic ‘0’ on the SW signal couples the fixed bias voltage through multiplexor 314 to provide the VCDL bias voltage 322 .
  • the logic ‘1’ on SW couples the variable bias voltage V BPN2 , V BPN2 through multiplexor 314 to provide the VCDL bias voltage 322 , to allow the VCDL 312 to fine tune the overall delay.
  • the reset signal coupled to the R-input of the SR flip-flop 700 and the SR flip-flop 702 is set to logic ‘1’. Both flip-flops 700 , 702 are reset with the respective Q outputs (LC 1 , SW) set to logic ‘0’.
  • the SR flip-flops 700 , 702 remain in a reset state with logic ‘0’ on the respective Q outputs until the phase detector 320 detects that the phase difference between clock signals CK E , CK I are in the phase detection window.
  • the phase difference is within the phase detection window while the rising edge of the internal clock signal CK I is after the falling edge of the external clock signal CK E .
  • the output of the phase detector (Ph_det) changes to logic ‘0’.
  • Ph_det changes the S-input of SR flip flop 700 to logic ‘1’ through inverter 704 which sets SR flip-flop 700 (i.e. the Q output changes to logic ‘1’).
  • the delay provided by the DCDL 306 continues to increase further delaying the rising edge of the internal clock signal until the internal clock signal and the external clock signals are in phase.
  • SR flip-flop 702 is set on the next rising edge of Ph-det which occurs when the rising edge of CK E is detected after the rising edge of CK I .
  • the Q output of SR flip-flop 702 is set to logic ‘1’.
  • the lock detector 310 remains in a locked state with SW set to logic ‘1’ until the system is reset. While in the locked state, the digital domain no longer controls the delay because, while SW is set to logic ‘1’, the code stored in the counter 308 is frozen to freeze the DCDL delay.
  • FIGS. 8A-C are timing diagrams illustrating the relationship of the phase detector output (Ph-det) to the phase difference between the clocks.
  • the phase detector 320 FIG. 3
  • the rising edge of CK I latches a ‘1’ on the Ph_det output of the D-type flip-flop.
  • the CK E rising edge continues to increment the code to add additional delay to the DCDL.
  • the phase detector detects that the CK I rising edge is now after the falling edge of CK E .
  • the rising edge of CK I latches a ‘0’ on the Ph_det output of the D-type flip-flop.
  • the CK E rising edge increments the code to add further delay cells to the DCDL.
  • the phase detector detects the lock condition when the CK I rising edge moves after the CK E rising edge.
  • the rising edge of CK I latches a ‘1’ on the Ph_det output of the D-type flip-flop.
  • FIG. 9 is a timing diagram illustrating signals in the schematic shown in FIG. 7 .
  • the timing diagram shows the state of signals in the schematic when the system is reset, upon detecting that the phase detection window has been reached and upon detecting lock.
  • FIG. 9 is described in conjunction with FIG. 3 and FIG. 7 .
  • the system is reset and the reset signal set to logic ‘1’.
  • the reset signal is coupled to the R-inputs of flip-flops 700 , 702 to reset the flip-flops.
  • the Ph_det signal is reset to logic ‘1’.
  • the Q outputs (LC 1 , SW) of both flip-flops are reset to ‘0’.
  • the internal clock signal CK I has the same frequency as the external clock signal CK E but there is an initial phase difference due to the delay of CK E through the clock tree buffers 328 .
  • the reset signal changes to logic ‘0’.
  • Initially delay is added to CK E through the VCDL and no delay is added through the DCDL.
  • the rising edge of CK I occurs later than the rising edge of CK E due to the delay through the clock tree buffers 328 ( FIG. 3 ) and the delay through the VCDL.
  • the SW signal set to logic ‘0’ allows CK E to increment the code stored in the counter 308 ( FIG. 3 ).
  • the delay between CK E and CK I increases until the phase detection window is reached.
  • the phase detector 320 detects that the phase detection window has been reached.
  • the Ph_det signal output from the phase detector changes state from logic ‘1’ to logic ‘0’ indicating that the phase detector 320 has detected a rising edge of CK I signal after a falling edge of CK E .
  • SR flip-flop 600 is set, and LC 1 at the Q output is set to ‘1’. In successive clock periods, the phase difference between Ck E and Ck I decreases as the DCDL delay is increased.
  • the phase detector 320 ( FIG. 3 ) detects that the minimum DCDL delay has been added by the DCDL; that is the rising edge of CK I occurred after the rising edge of CK E .
  • the Ph-det output of the phase detector 320 changes to logic ‘1’.
  • LC 2 at the output of AND gate 706 changes to logic ‘1’, the SR flip-flop 702 is set and the Q output (SW) changes to logic ‘1’. Further changes on the Ph-det signal do not affect the state of LC 1 and SW.
  • the SW signal set to ‘1’ disables further incrementing of the counter 308 .
  • the delay adjustment of the clock path to compensate for drifts and condition changes covers a narrow range of the wide delay range.
  • the DCDL provides the minimum delay.
  • the DLL delay is varied by the VCDL inside a smaller delay range. Monitoring the smaller delay range during normal operation provides more stability and reduces the controlling voltage node sensitivity.
  • the invention has been described for an embodiment having a single fixed bias voltage level.
  • more than one fixed bias voltage level can be used to provide a more compact DLL that is less noise sensitive.
  • This allows the wide delay range to be modified in order to reduce the number of DCDL delay elements by selecting a fixed bias voltage level dependent on the frequency of the external clock. Reducing the number of DCDL delay elements, reduces sensitivity to noise. For example, in one embodiment, with a fixed bias voltage of 0.6V DD , fifteen DCDL delay elements are required to provide the DCDL delay. When the fixed bias voltage is 0.7V DD , only eight DCDL delay elements are required to provide the DCDL delay. However, changing the delay range may result in the delay range covering an unstable region, for example, at point C in the graph shown in FIG. 2 .
  • the invention can be used in integrated circuits requiring high accuracy of input/output data synchronization, for example, in memory integrated circuits.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pulse Circuits (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Saccharide Compounds (AREA)
  • Dram (AREA)

Abstract

A delay locked loop operates over a wide range of frequencies and has high accuracy, small silicon area usage, low power consumption and a short lock time. The DLL combines an analog domain and a digital domain. The digital domain is responsible for initial lock and operational point stability and is frozen after the lock is reached. The analog domain is responsible for normal operation after lock is reached and provides high accuracy using smaller silicon area and low power.

Description

    RELATED APPLICATIONS
  • This application is a continuation of U.S. application Ser. No. 13/850,500, filed Mar. 26, 2013, which is a continuation of U.S. application Ser. No. 13/523,406, filed Jun. 14, 2012, now U.S. Pat. No. 8,411,812 issued Apr. 2, 2013, which is a continuation of U.S. application Ser. No. 13/186,104, filed Jul. 19, 2011, now U.S. Pat. No. 8,213,561, issued Jul. 3, 2012, which is a continuation of U.S. application Ser. No. 11/999,162, filed Dec. 4, 2007, now U.S. Pat. No. 8,000,430, issued Aug. 16, 2011, which is a continuation of U.S. application Ser. No. 10/335,535, filed Dec. 31, 2002, now U.S. Pat. No. 7,336,752, issued Feb. 26, 2008.
  • The entire teachings of the above application(s) are incorporated herein by reference.
  • BACKGROUND OF THE INVENTION
  • Many devices such as synchronous dynamic random access memory (SDRAM) and microprocessors receive an external clock signal generated by an external clock source such as a crystal oscillator. The external clock signal received through an input pad on the device is routed to various circuits within the device through a tree of buffer circuits. The buffer tree introduces a common delay between the external clock and each buffered clock.
  • Typically, a delay locked loop (DLL) with an adjustable delay line is used to synchronize the buffered clock signal with the external clock signal by delaying the external clock signal applied to the buffer tree. The DLL includes a phase detector, which detects the phase difference between the external clock signal and a buffered clock signal. Based on the detected phase difference, the DLL synchronizes the buffered clock signal to the external clock signal by adding an appropriate delay to the external clock signal until the buffered external clock signal (the internal clock) is in phase with the external clock signal. The DLL can be implemented as an analog delay locked loop or a digital delay locked loop. In an analog delay locked loop, a voltage controlled delay line is used to delay the external clock signal.
  • FIG. 1 is a block diagram of a prior art analog delay locked loop (DLL) 100. The analog DLL 100 synchronizes an internal clock signal CKI with an external clock signal CKE. The external clock CKE signal is coupled to a voltage controlled delay line 102, and the voltage controlled delay line 102 is coupled to clock tree buffers 108. The delayed external clock signal CKE is fed into the clock tree buffers 108 where it propagates to the outputs of the tree and is applied to the various circuits. The delay through the clock tree buffer 108 results in a phase difference between the external clock signal CKE and the internal clock signal CKI. The voltage controlled delay line 102 adds further delay to the external clock signal CKE to synchronize the external and internal clock signals.
  • To determine the appropriate delay in the delay line, one of the outputs of the clock tree buffers 108 is coupled to a phase detector 104 where it is compared with the external clock signal CKE. The phase detector 104 detects the phase difference between the internal clock CKI and the external clock CKE. The output of the phase detector 104 is integrated by a charge pump 106 and a loop filter capacitor 112 to provide a variable bias voltage V CTRL 110 for the voltage controlled delay line (VCDL) 102. The bias voltage VCTRL selects the delay to be added to the external clock signal by the VCDL 102 to synchronize the internal clock signal CKI with the external clock signal CKE.
  • The phase detector 104 can be a D-type flip-flop with the D-input coupled to the external clock signal CKE and the clock input coupled to the internal clock signal CKI. On each rising edge of the internal clock signal CKI, the output of the phase detector 104 indicates whether the rising edge of the internal clock signal is before or after the rising edge of the external clock signal.
  • The analog DLL 100 produces a voltage controlled delay with high accuracy. However performance of the analog DLL varies over a frequency range because of a non-linear control voltage characteristic.
  • FIG. 2 is a graph illustrating the non-linear control voltage characteristic for the voltage controlled delay line shown in FIG. 1. In general, devices support a wide range of external clock frequencies within which an operational frequency is selected for a particular device. In the example shown in FIG. 2, the device can operate at any frequency between point A and point C. The operational frequency selected is at point B.
  • As shown, the control voltage characteristic is non-linear: sharp at one end of the control voltage range (point C) and almost flat at the opposite end (point A). This control voltage characteristic results in DLL instability at point C and long lock times at point A. The wide range of frequencies (delays) is controlled by the bias voltage VCTRL.
  • Referring to FIG. 1, the bias voltage VCTRL is the output of the charge pump 106, which remains in a high-impedance state most of the time. Any noise on the bias voltage signal VCTL disturbs the output of the analog DLL 100. For example, if the analog DLL is operating at point B, a small voltage change (ΔV) due to noise results in a large change in delay. Thus, the analog DLL is very sensitive to noise when operating at point B, within the wide frequency range shown from point C to point A. Therefore, the analog DLL is not stable within a wide frequency range.
  • A digital DLL does not have the stability problem of an analog DLL. However, the accuracy of a digital DLL is not the same as the accuracy of an analog DLL, because the delay is provided by combining fixed quantum (steps) of delay. The smaller the step of delay, the higher the accuracy. However, a decrease in step size results in a corresponding increase in silicon area because more delay elements are required to cover the wide frequency range.
  • SUMMARY OF THE INVENTION
  • A delay locked loop, which has high accuracy, good stability and a fast lock time over a wide frequency range is presented. The delay locked loop combines shorter lock time, good accuracy and stability with low power consumption and small silicon area for the delay locked loop operating in a wide range of frequencies.
  • The delay locked loop includes a digital delay circuit and an analog delay circuit. The digital delay circuit engages delay elements to provide coarse phase adjustment in the delay locked loop. The analog delay circuit provides a fine phase adjustment in the delay locked loop while the digital delay circuit is held at a fixed delay. A lock detector in the digital delay circuit detects completion of the coarse phase adjustment, freezes the fixed delay upon completion and enables fine phase adjustment.
  • The digital delay circuit, which includes a plurality of fixed delay elements, operates in a wide delay range. The analog delay circuit operates in a small delay range within the wide delay range and is held at a second fixed delay until the digital delay circuit completes the coarse phase adjustment.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.
  • FIG. 1 is a block diagram of a prior art analog delay locked loop (DLL);
  • FIG. 2 is a graph illustrating the non-linear controlling voltage characteristic for the voltage controlled delay line shown in FIG. 1;
  • FIG. 3 is a block diagram of a wide frequency range delay locked loop according to the principles of the present invention;
  • FIGS. 4, 4A and 4B illustrates delay cells in the DCDL and the VCDL;
  • FIG. 5 is a schematic of one embodiment of any one of the delay cells shown in FIG. 4;
  • FIG. 6 is a graph illustrating the non-linear controlling voltage characteristic for the narrow frequency range of the VCDL in the DLL shown in FIG. 3;
  • FIG. 7 is a schematic of an embodiment of the lock detector and the analog switch shown in FIG. 3;
  • FIGS. 8A-C are timing diagrams illustrating the relationship of the phase detector output to the phase difference between the clocks; and
  • FIG. 9 is a timing diagram illustrating signals in the schematic shown in FIG. 7.
  • DETAILED DESCRIPTION OF THE INVENTION
  • While this invention has been particularly shown and described with references to example embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the scope of the invention encompassed by the appended claims.
  • A description of preferred embodiments of the invention follows.
  • FIG. 3 is a block diagram of a wide frequency range delay locked loop (DLL) 300 according to the principles of the present invention. The wide frequency range DLL 300 has two domains of operation: a digital domain which includes a digital delay circuit 302 and an analog domain which includes an analog delay circuit 304.
  • In a DLL, high accuracy, small silicon area usage and lower power are typically achieved using an analog technique, while good stability and shorter lock times are typically achieved with a digital technique. The wide frequency range DLL 300 combines the two techniques to provide high accuracy, good stability and a fast lock time over a wide frequency range. The digital delay circuit 302 is responsible for coarse phase adjustment during initialization and the analog delay circuit 304 is responsible for fine phase adjustment during normal operation, after coarse phase adjustment is completed by the digital delay circuit 302. The digital delay circuit 302 operates within the wide delay range and brings the delay locked loop 300 to a stable operation point during power-up initialization. In normal operation, the analog delay circuit 304 operates within a small delay range of the stable operation point within the wide delay range and maintains the delay locked loop at the stable operation point while the digital delay circuit 302 is held at a fixed delay.
  • The overall delay provided by the DLL includes a digitally controlled delay line (DCDL) 306 having a set of delay elements, each having a fixed delay and a voltage controlled delay line (VCDL) 312. The combination of the DCDL delay provided by the DCDL 306 and the VCDL delay provided by the VCDL 312 provides an accurate delay. Only one of the domains can vary the DLL delay at any time. At power-up initialization, the digital delay circuit 302 varies the DCDL 306 (coarse delay). After coarse phase adjustment is complete (lock is reached), the DCDL delay is held at a fixed number of DCDL delay elements (frozen) and the analog delay circuit 304 varies the DLL delay to provide fine phase adjustment by varying the VCDL delay.
  • The digital delay circuit 302 operates within the wide delay range to bring the DLL 300 to the operation point (lock) quickly to provide a short lock time. A lock detector 310 in the digital delay circuit 302 detects when the digital delay circuit 302 has brought the DLL delay to the stable operation point and enables control of the DLL delay to be switched to the analog delay circuit 304.
  • A phase detector 320 detects the phase difference between the external clock signal CKE and the internal clock signal CKI. The phase detector 320, can be any phase detector well known to those skilled in the art. In the embodiment shown, the phase detector 320 (FIG. 3) includes a D-type flip-flop with CKI connected to the clock input and CKE connected to the D-input. The rising edge of CKI latches the state of CKE at the output (Ph_det) of the D-type flip-flop.
  • The analog delay circuit 304 includes a multiplexor 314, a VCDL 312 and a charge pump 316. The VCDL 312 is a chain of differential-input-differential-output stages (delay elements) with voltage control. The multiplexor 314 selects the source of the VCDL bias voltage 322 to the VCDL 312. The VCDL bias voltage 322 is a fixed bias voltage VBPI, VBNI provided by bias voltage generator 318 or a variable bias voltage VBP2, VBN2 provided by charge pump 316. During initialization, before the DCDL 306 achieves lock, differential bias voltage VBPI, VBNI provides the VCDL bias voltage 322 through multiplexor 314. Thus, while the digital delay circuit 302 selects the DCDL delay, the VCDL bias voltage 322 provides a constant VCDL delay. That delay may be in the middle of the full delay range of the VCDL to enable fine tuning in both positive and negative directions as discussed below.
  • At initialization, the code stored in a counter 308 is initialized to zero, which corresponds to the minimum delay; that is, the minimum number of delay cells in the DCDL 306 that are engaged. The lock detector 310 allows the DCDL 306 to increase the DCDL delay by adding delay cells as the counter 318 is incremented until the nearest rising edge of the internal clock signal CKI is aligned with the external clock signal CKE. The counter 308 is incremented by the external clock signal CKE until lock is reached (the clocks are aligned). In one embodiment, the counter 308 is an up counter which increments on each rising edge of the external clock signal CKE while enabled by the SW signal from the lock detector 310. Delay cells in the DCDL 306 are added to the DCDL delay line based on the n-bit count value output by the counter 308 to engage the minimum number of DCDL delay cells necessary dependent on the bias voltage VBP1, VBN1.
  • After the clocks are aligned, the SW signal output by the lock detector 310 disables any further incrementing of the counter 308. The VCDL bias voltage 322 is provided by bias voltage VBP2, VBN2, the output of charge pump 316, through multiplexor 314. The charge pump 316 can be any charge pump well known to those skilled in the art.
  • By engaging only the minimum number of delay cells in the DCDL 306, the overall delay line is minimum length to minimize noise. Once lock is reached, the digital delay circuit 302 is held at a fixed delay by disabling further incrementing of the counter 308. Only the VCDL portion of the DLL delay line can be varied by the analog delay circuit 304. The analog delay circuit 304 fine tunes the DLL delay to compensate for all drifts and condition changes to keep the external and internal clock signal edges aligned, by varying the VCDL delay, which is added to the fixed delay provided by the DCDL. The analog controlled delay line 310 varies the VCDL delay up or down by varying the bias voltage to the VCDL delay cells 402 based on detected phase difference between the clocks.
  • FIG. 4 illustrates delay cells in the DCDL and the VCDL. The digitally controlled delay line (DCDL) includes a chain of DCDL delay cells 400 and the voltage controlled delay line (VCDL) includes a chain of VCDL delay cells 402. The delay of each DCDL cell 400 is fixed by permanently connecting the bias voltage for each DCDL cell 400 to a fixed bias voltage VBP1, VBN1. The fixed bias voltage VBP1, VBN1 is provided by a bias voltage generator 318 (FIG. 3) which can be any type of voltage stabilizing device, for example, a band-gap reference and need not correspond to the VCDL bias voltage 322 initially applied to the VCDL.
  • At initialization, none of the delay elements 400 in the DCDL 306 are engaged. The DLL delay includes only the fixed delay provided by demultiplexor 404, multiplexor 408 and the VCDL delay elements 402 in the VCDL connected to the fixed bias voltage VBP1, VBN1. The VCDL delay provided by VCDL is dependent on the fixed bias voltage VBP1, VBN1. In the embodiment shown, the DCDL delay cells 400 and the VCDL delay cells 402 are the same delay cell with voltage controlled delay. However, in an alternate embodiment, the DCDL delay cell 400 can differ from the VCDL delay cell 402.
  • The DCDL is initially variable by increasing the number of DCDL delay elements 400 with each DCDL delay element 400 having the same delay fixed by the fixed bias voltage VBP1, VBN1. In the embodiment shown, during initialization the same fixed bias voltage VBP1, VBN1 is coupled to the DCDL delay elements 400 and the VCDL elements 402. However, in alternate embodiments, the fixed bias voltage coupled to the VCDL delay elements 402 and the DCDL delay elements 400 can be different; for example, a first bias voltage may be set to 0.7VDD coupled to the DCDL and a second bias voltage may be set to 0.5VDD coupled to the VCDL. The VCDL delay is initially fixed with each of the three VCDL delay elements 402 numbered 1-3 coupled to the fixed bias voltage VBP1, VBN1, but the VCDL delay varies with changes in the VCDL bias voltage 322 during normal operation.
  • The number of engaged elements in the DCDL 306 is dependent on the n-bit count 406 output by the counter 308. The n-bit count 406 is coupled to the de-multiplexor 404 to select the output of the de-multiplexor 404 through which the external clock is output to the DCDL 306. The n-bit count 406 is also coupled to multiplexor select logic 430 which provides an m-bit multiplexor select signal, with one of the m-bits coupled to each multiplexor in the DCDL 306. In one embodiment the multiplexor select logic 430 is a decoder which decodes the n-bit count to provide the m-bit multiplexor select signal. In the embodiment shown m is 7 and n is 3. There are with six delay elements 400 labeled 4-9. The multiplexor select logic 430 decodes a three bit count 406 to select one of the seven multiplexors through which to forward the external clock as shown in Table 1 below. The Most Significant Bit (MSB) of the seven bit multiplexor select signal corresponds to the select signal for multiplexor 420 and the Least Significant Bit (LSB) of the seven bit multiplexor signal corresponds to the select signal for multiplexor 408. Thus, as the count increases the number of delay elements engaged increases. In an alternate embodiment, the multiplexor select logic can be implemented as a shift register clocked by the external clock and enabled by the SW signal.
  • TABLE 1
    Count Multiplexor select De-multiplexor select
    count [2:0] mux_en [6:0] demux_sel[6:0]
    000 1111110 1111110
    001 1111101 1111101
    010 1111011 1111011
    011 1110111 1110111
    100 1101111 1101111
    101 1011111 1011111
    110 0111111 0111111
  • After lock has been reached, the external clock signal CKE is delayed through DCDL delay elements engaged dependent on the n-bit count output by counter 308. Control of the DLL delay is switched to the VCDL 312 by switching the bias voltage VBP1, VBN1 to the bias voltage VBP2, VBN2 through the multiplexor 314 (FIG. 3).
  • Thus, the DLL delay includes minimum delay provided by the engaged DCDL delay elements 400 in the DCDL 306 and additional delay provided by the VCDL 312 to provide an accurate DLL delay. The stability of the DLL is increased by using the digital domain to cover a wide delay range to obtain a minimum delay, then freezing the digital domain to allow the analog domain to operate within a small delay range to control the DLL delay. The bias voltage coupled to the VCDL bias voltage 322 is set so that the VCDL does not control the DLL delay until after lock is detected by the digital domain. Before lock, the VCDL merely provides a constant delay independent of the phase difference between the clocks.
  • Initially the counter 308 is reset to 0. The de-multiplexor 404 directs the external clock CLKE to engage delay elements dependent on the n-bit count 406 output by the counter 308. With count 406 set to ‘0’, CLKE is directed through output 422 of de-multiplexor 404 coupled to multiplexor 408 and no delay DCDL elements 400 are engaged.
  • After the counter 308 is incremented to ‘1’ by CLKE, CLKE is directed through output 424 of the de-multiplexor 404 by count 406 set to ‘1’ to engage DCDL delay stage labeled 4. Multiplexor 410 is enabled to allow CLKE through to DCDL delay stage 400 labeled 4 and the m-bit multiplexor select signal output by multiplexor select logic 430 allows delayed CLKE through multiplexor 408 to the VCDL.
  • All six DCDL delay stages are engaged when the count 406 is six, and CLKE is directed through de-multiplexor output 426 through multiplexors 420, 418, 416, 414, 412, 410, 408 and delay elements labeled 9-4. The DCDL line is frozen when the counter 308 is disabled by the SW signal.
  • FIG. 5 is a schematic of one embodiment of any one of the delay elements shown in FIG. 4. The delay cell 400 includes a source-coupled pair of NMOS devices T1, T2 with symmetric loads 500, 502.
  • The differential input clock signal CLKEI−, CLKEI+, is coupled to the respective gates of NMOS devices T1, T2 with CLKEI+ coupled to the gate of NMOS device T1 and CLKEI− coupled to the gate of NMOS device T2. The differential output clock signal CLKEO−, CLKEO+, is coupled to the respective drains of NMOS devices T1, T2. The sources of NMOS devices T1 and T2 are coupled and are also coupled to the drain of NMOS current source T3. NMOS current source T3 compensates for drain and substrate voltage variations.
  • Symmetric load 500 includes a diode-connected PMOS device T4 connected in parallel with a biased PMOS device T5. Symmetric load 502 includes a diode-connected PMOS device T7 connected in parallel with a biased PMOS device T6. The effective resistance of the symmetric loads 500, 502 changes with changes in the bias voltage VBP1 resulting in a corresponding change in delay through the delay stage from the differential clock input to the differential clock output.
  • FIG. 6 is a graph illustrating the non-linear control voltage characteristic for the narrow delay range of the VCDL 312 in the DLL 300 shown in FIG. 3. In the embodiment shown, the digital domain provides the minimum delay to bring the operating range of the DLL 300 to point B. After lock, the analog domain operates within a narrow delay range 600 from point B-High to point B-Low. This delay range is much smaller than the wide delay range supported by the DLL, but may be controlled by the same large voltage range as applied in the pure analog case of FIG. 2. The small delay range controlled by a large voltage range ensures the stability of the analog domain during normal operation of the DLL.
  • As shown, the analog delay circuit 304 operates within the delay range 85 ns to 80 ns over voltage range 200 mV to 800 mV. In contrast to the wide delay range over the same voltage range shown in FIG. 2, a small variation in control voltage (ΔV) does not substantially affect the delay.
  • FIG. 7 is a schematic of an embodiment of the lock detector 310 and the multiplexor 314 shown in FIG. 3. The lock detector 310 includes two SR flip- flops 700, 702, AND gate 706 and inverter 704. SR flip-flop 700 detects when the internal clock signal CKI is within a phase detection window. SR flip-flop 702 detects when the internal clock signal CKI is in phase with the external clock signal CKE. Once the internal clock signal CKI is in phase with the external clock signal CKE the SW signal is set to logic ‘0’ to disable further changes to the DCDL delay.
  • The lock detector output SW is set to logic ‘0’ prior to lock being reached and set to logic ‘1’ after lock is reached. Prior to lock being reached, the logic ‘0’ on the SW signal couples the fixed bias voltage through multiplexor 314 to provide the VCDL bias voltage 322. After lock has been reached, the logic ‘1’ on SW couples the variable bias voltage VBPN2, VBPN2 through multiplexor 314 to provide the VCDL bias voltage 322, to allow the VCDL 312 to fine tune the overall delay.
  • On power up, the reset signal coupled to the R-input of the SR flip-flop 700 and the SR flip-flop 702 is set to logic ‘1’. Both flip- flops 700, 702 are reset with the respective Q outputs (LC1, SW) set to logic ‘0’. The SR flip- flops 700, 702 remain in a reset state with logic ‘0’ on the respective Q outputs until the phase detector 320 detects that the phase difference between clock signals CKE, CKI are in the phase detection window. The phase difference is within the phase detection window while the rising edge of the internal clock signal CKI is after the falling edge of the external clock signal CKE. The output of the phase detector (Ph_det) changes to logic ‘0’. The logic ‘0’ on Ph_det changes the S-input of SR flip flop 700 to logic ‘1’ through inverter 704 which sets SR flip-flop 700 (i.e. the Q output changes to logic ‘1’). The delay provided by the DCDL 306 continues to increase further delaying the rising edge of the internal clock signal until the internal clock signal and the external clock signals are in phase. SR flip-flop 702 is set on the next rising edge of Ph-det which occurs when the rising edge of CKE is detected after the rising edge of CKI. The Q output of SR flip-flop 702 is set to logic ‘1’. The logic ‘1’ on the output of SR flip-flop 702, the SW signal, disconnects the VCDL bias signal 322 from bias voltage VBP1, VBN1 through multiplexor 314 and connects the bias signal VBP2, VBN2 from charge pump 316 (FIG. 3) to the VCDL bias signal 322 to the VCDL 312.
  • The lock detector 310 remains in a locked state with SW set to logic ‘1’ until the system is reset. While in the locked state, the digital domain no longer controls the delay because, while SW is set to logic ‘1’, the code stored in the counter 308 is frozen to freeze the DCDL delay.
  • FIGS. 8A-C are timing diagrams illustrating the relationship of the phase detector output (Ph-det) to the phase difference between the clocks. Referring to FIG. 8A, at initialization, the phase detector 320 (FIG. 3) detects that the internal clock rising edge is after the external clock rising edge. The rising edge of CKI latches a ‘1’ on the Ph_det output of the D-type flip-flop. The CKE rising edge continues to increment the code to add additional delay to the DCDL.
  • Referring to FIG. 8B, the phase detector detects that the CKI rising edge is now after the falling edge of CKE. The rising edge of CKI latches a ‘0’ on the Ph_det output of the D-type flip-flop. The CKE rising edge increments the code to add further delay cells to the DCDL.
  • Referring to FIG. 8C, the phase detector detects the lock condition when the CKI rising edge moves after the CKE rising edge. The rising edge of CKI latches a ‘1’ on the Ph_det output of the D-type flip-flop.
  • FIG. 9 is a timing diagram illustrating signals in the schematic shown in FIG. 7. The timing diagram shows the state of signals in the schematic when the system is reset, upon detecting that the phase detection window has been reached and upon detecting lock. FIG. 9 is described in conjunction with FIG. 3 and FIG. 7.
  • At time 900, the system is reset and the reset signal set to logic ‘1’. The reset signal is coupled to the R-inputs of flip- flops 700, 702 to reset the flip-flops. The Ph_det signal is reset to logic ‘1’. The Q outputs (LC1, SW) of both flip-flops are reset to ‘0’. The internal clock signal CKI has the same frequency as the external clock signal CKE but there is an initial phase difference due to the delay of CKE through the clock tree buffers 328.
  • At time 802, after the system is reset, the reset signal changes to logic ‘0’. Initially delay is added to CKE through the VCDL and no delay is added through the DCDL. The rising edge of CKI occurs later than the rising edge of CKE due to the delay through the clock tree buffers 328 (FIG. 3) and the delay through the VCDL. The SW signal set to logic ‘0’ allows CKE to increment the code stored in the counter 308 (FIG. 3). As the code stored in the counter 308 (FIG. 3) is incremented by CKE (rising edge or falling edge), more delay elements 400 (FIG. 4) are added to the DCDL 306 (FIG. 3) to further delay CKE. The delay between CKE and CKI increases until the phase detection window is reached.
  • At time 904, the phase detector 320 (FIG. 3) detects that the phase detection window has been reached. The Ph_det signal output from the phase detector changes state from logic ‘1’ to logic ‘0’ indicating that the phase detector 320 has detected a rising edge of CKI signal after a falling edge of CKE. SR flip-flop 600 is set, and LC1 at the Q output is set to ‘1’. In successive clock periods, the phase difference between CkE and CkI decreases as the DCDL delay is increased.
  • At time 906, the phase detector 320 (FIG. 3) detects that the minimum DCDL delay has been added by the DCDL; that is the rising edge of CKI occurred after the rising edge of CKE. The Ph-det output of the phase detector 320 changes to logic ‘1’. LC2 at the output of AND gate 706 changes to logic ‘1’, the SR flip-flop 702 is set and the Q output (SW) changes to logic ‘1’. Further changes on the Ph-det signal do not affect the state of LC1 and SW. The SW signal set to ‘1’ disables further incrementing of the counter 308.
  • During normal DLL operation, the delay adjustment of the clock path to compensate for drifts and condition changes covers a narrow range of the wide delay range. Thus, after the lock has been reached, the DCDL provides the minimum delay. The DLL delay is varied by the VCDL inside a smaller delay range. Monitoring the smaller delay range during normal operation provides more stability and reduces the controlling voltage node sensitivity.
  • The invention has been described for an embodiment having a single fixed bias voltage level. In an alternate embodiment, more than one fixed bias voltage level can be used to provide a more compact DLL that is less noise sensitive. This allows the wide delay range to be modified in order to reduce the number of DCDL delay elements by selecting a fixed bias voltage level dependent on the frequency of the external clock. Reducing the number of DCDL delay elements, reduces sensitivity to noise. For example, in one embodiment, with a fixed bias voltage of 0.6VDD, fifteen DCDL delay elements are required to provide the DCDL delay. When the fixed bias voltage is 0.7VDD, only eight DCDL delay elements are required to provide the DCDL delay. However, changing the delay range may result in the delay range covering an unstable region, for example, at point C in the graph shown in FIG. 2.
  • The invention can be used in integrated circuits requiring high accuracy of input/output data synchronization, for example, in memory integrated circuits.
  • While this invention has been particularly shown and described with references to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the scope of the invention encompassed by the appended claims. For example, while the delay of the DCDL remains fixed over short times, it may be allowed to occasionally shift as, for example, the VCDL approaches its delay limits.

Claims (2)

What is claimed is:
1. A memory device comprising:
a delay locked loop; and
an input for receiving an external clock signal for routing to the delay locked loop,
the delay locked loop being configured to synchronize an internal clock signal with the external clock signal, the delay locked loop comprising:
a digital delay circuit configured to enable digital delay elements of the digital delay circuit in providing coarse phase adjustment in the delay locked loop, the digital delay circuit providing a coarse delayed differential clock signal;
an analog delay circuit configured to provide fine phase adjustment in the delay locked loop in response to a control signal, the analog delay circuit receiving the coarse delayed differential clock signal and producing a fine delayed clock signal, the analog delay circuit comprising parallel symmetric loads to cause the fine delay, the control signal being operative to vary an effective resistance of the symmetric loads;
circuitry to provide the fine delayed clock signal as the internal clock signal;
a phase detector circuit configured to compare the external clock signal and the internal clock signal; and
a lock detector circuit in communication with the phase detector circuit and the analog delay circuit, the lock detector circuit being configured to: i) hold the digital delay circuit at a fixed delay; and ii) provide the control signal to the analog delay circuit.
2. A method for performing phase adjustment in a delay locked loop comprising:
enabling digital delay elements of a digital delay circuit in providing coarse phase adjustment in the delay locked loop to provide a coarse delayed differential clock signal;
receiving the coarse delayed differential clock signal at an analog delay circuit of the delay locked loop;
applying a fine delay to the coarse delayed differential clock signal to output a fine delayed clock signal using parallel symmetric loads of the analog delay circuit;
using a control signal to vary an effective resistance of the parallel symmetric loads;
in a phase detector circuit of the delay locked loop, comparing an external clock signal and the fine delayed clock signal;
in a lock detector circuit of the delay locked loop:
holding the digital delay circuit at a fixed delay and providing the control signal to the analog delay circuit.
US14/092,788 2002-12-31 2013-11-27 Wide Frequency Range Delay Locked Loop Abandoned US20140084977A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US14/092,788 US20140084977A1 (en) 2002-12-31 2013-11-27 Wide Frequency Range Delay Locked Loop
US15/479,691 US10122369B2 (en) 2002-12-31 2017-04-05 Wide frequency range delay locked loop

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US10/335,535 US7336752B2 (en) 2002-12-31 2002-12-31 Wide frequency range delay locked loop
US11/999,162 US8000430B2 (en) 2002-12-31 2007-12-04 Wide frequency range delay locked loop
US13/186,104 US8213561B2 (en) 2002-12-31 2011-07-19 Wide frequency range delay locked loop
US13/523,406 US8411812B2 (en) 2002-12-31 2012-06-14 Wide frequency range delay locked loop
US13/850,500 US8599984B2 (en) 2002-12-31 2013-03-26 Wide frequency range delay locked loop
US14/092,788 US20140084977A1 (en) 2002-12-31 2013-11-27 Wide Frequency Range Delay Locked Loop

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/850,500 Continuation US8599984B2 (en) 2002-12-31 2013-03-26 Wide frequency range delay locked loop

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/479,691 Continuation US10122369B2 (en) 2002-12-31 2017-04-05 Wide frequency range delay locked loop

Publications (1)

Publication Number Publication Date
US20140084977A1 true US20140084977A1 (en) 2014-03-27

Family

ID=32655375

Family Applications (7)

Application Number Title Priority Date Filing Date
US10/335,535 Active 2024-12-20 US7336752B2 (en) 2002-12-31 2002-12-31 Wide frequency range delay locked loop
US11/999,162 Expired - Fee Related US8000430B2 (en) 2002-12-31 2007-12-04 Wide frequency range delay locked loop
US13/186,104 Expired - Fee Related US8213561B2 (en) 2002-12-31 2011-07-19 Wide frequency range delay locked loop
US13/523,406 Expired - Lifetime US8411812B2 (en) 2002-12-31 2012-06-14 Wide frequency range delay locked loop
US13/850,500 Expired - Lifetime US8599984B2 (en) 2002-12-31 2013-03-26 Wide frequency range delay locked loop
US14/092,788 Abandoned US20140084977A1 (en) 2002-12-31 2013-11-27 Wide Frequency Range Delay Locked Loop
US15/479,691 Expired - Lifetime US10122369B2 (en) 2002-12-31 2017-04-05 Wide frequency range delay locked loop

Family Applications Before (5)

Application Number Title Priority Date Filing Date
US10/335,535 Active 2024-12-20 US7336752B2 (en) 2002-12-31 2002-12-31 Wide frequency range delay locked loop
US11/999,162 Expired - Fee Related US8000430B2 (en) 2002-12-31 2007-12-04 Wide frequency range delay locked loop
US13/186,104 Expired - Fee Related US8213561B2 (en) 2002-12-31 2011-07-19 Wide frequency range delay locked loop
US13/523,406 Expired - Lifetime US8411812B2 (en) 2002-12-31 2012-06-14 Wide frequency range delay locked loop
US13/850,500 Expired - Lifetime US8599984B2 (en) 2002-12-31 2013-03-26 Wide frequency range delay locked loop

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/479,691 Expired - Lifetime US10122369B2 (en) 2002-12-31 2017-04-05 Wide frequency range delay locked loop

Country Status (10)

Country Link
US (7) US7336752B2 (en)
EP (3) EP2264902A1 (en)
KR (2) KR101106369B1 (en)
CN (2) CN102522986B (en)
AT (1) ATE480049T1 (en)
AU (1) AU2003294604A1 (en)
DE (1) DE60334032D1 (en)
ES (2) ES2385786T3 (en)
HK (1) HK1170079A1 (en)
WO (1) WO2004059846A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150002196A1 (en) * 2013-06-27 2015-01-01 Micron Technology, Inc. Semiconductor device having dll circuit
US9614533B2 (en) 2015-06-19 2017-04-04 Intel Corporation Digital phase control with programmable tracking slope
CN107809238A (en) * 2017-09-27 2018-03-16 珠海格力电器股份有限公司 Phase-locked loop locking detection method based on MCU and MCU

Families Citing this family (128)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003324348A (en) * 2002-04-30 2003-11-14 Elpida Memory Inc Dll circuit
US7336752B2 (en) 2002-12-31 2008-02-26 Mosaid Technologies Inc. Wide frequency range delay locked loop
US7149145B2 (en) * 2004-07-19 2006-12-12 Micron Technology, Inc. Delay stage-interweaved analog DLL/PLL
US7138845B2 (en) * 2004-07-22 2006-11-21 Micron Technology, Inc. Method and apparatus to set a tuning range for an analog delay
US7126393B2 (en) * 2004-08-20 2006-10-24 Micron Technology, Inc. Delay circuit with reset-based forward path static delay
KR100667154B1 (en) * 2004-10-26 2007-01-12 한국전자통신연구원 Frequency lock detector
US8067966B2 (en) * 2004-11-30 2011-11-29 Agere Systems Inc. Voltage controlled delay loop and method with injection point control
US7190201B2 (en) * 2005-02-03 2007-03-13 Mosaid Technologies, Inc. Method and apparatus for initializing a delay locked loop
KR100733471B1 (en) * 2005-02-28 2007-06-28 주식회사 하이닉스반도체 Delay locked loop circuit in semiductor and its control method
KR100639230B1 (en) * 2005-06-30 2006-10-30 주식회사 하이닉스반도체 Synchronous memory device with a output driver controller
US7425858B1 (en) 2005-09-16 2008-09-16 Advanced Micro Devices, Inc. Delay line periodically operable in a closed loop
US7271634B1 (en) * 2005-09-16 2007-09-18 Advanced Micro Devices, Inc. Delay-locked loop having a plurality of lock modes
US7449930B2 (en) * 2005-09-29 2008-11-11 Hynix Semiconductor Inc. Delay locked loop circuit
KR100743493B1 (en) * 2006-02-21 2007-07-30 삼성전자주식회사 Adaptive delay locked loop
US20070216455A1 (en) * 2006-03-17 2007-09-20 M/A-Com, Inc. Partial cascode delay locked loop architecture
US8570881B2 (en) * 2006-03-28 2013-10-29 Advanced Micro Devices, Inc. Transmitter voltage and receiver time margining
US20070230646A1 (en) * 2006-03-28 2007-10-04 Talbot Gerald R Phase recovery from forward clock
KR100838376B1 (en) * 2006-08-24 2008-06-13 주식회사 하이닉스반도체 DLL circuit capable of preventing malfunctioning caused by VDD change.
KR20080037233A (en) * 2006-10-25 2008-04-30 삼성전자주식회사 Delay locked loop circuit
US7716510B2 (en) 2006-12-19 2010-05-11 Micron Technology, Inc. Timing synchronization circuit with loop counter
US7656745B2 (en) 2007-03-15 2010-02-02 Micron Technology, Inc. Circuit, system and method for controlling read latency
TWI332320B (en) * 2007-03-20 2010-10-21 Etron Technology Inc Spread spectrum clock generator
JP2008236273A (en) * 2007-03-20 2008-10-02 Nec Corp Automatic delay control circuit and memory interface control circuit using the circuit
KR100856070B1 (en) * 2007-03-30 2008-09-02 주식회사 하이닉스반도체 Semiconductor memory device and driving method thereof
US7817761B2 (en) * 2007-06-01 2010-10-19 Advanced Micro Devices, Inc. Test techniques for a delay-locked loop receiver interface
US8045662B2 (en) * 2007-06-22 2011-10-25 Texas Instruments Incorporated Binary ripple counter sampling with adjustable delays
US7885365B2 (en) * 2007-08-31 2011-02-08 International Business Machines Corporation Low-power, low-area high-speed receiver architecture
KR100884589B1 (en) * 2007-11-02 2009-02-19 주식회사 하이닉스반도체 Multi phase clock generator and generating method
JP2009177778A (en) * 2008-01-25 2009-08-06 Elpida Memory Inc Dll circuit and semiconductor device using the same, and method of controlling the same
KR100974211B1 (en) * 2008-02-14 2010-08-06 주식회사 하이닉스반도체 Locking State Detector and DLL Circuit with the Same
US8032778B2 (en) 2008-03-19 2011-10-04 Micron Technology, Inc. Clock distribution apparatus, systems, and methods
US7777544B2 (en) * 2008-03-31 2010-08-17 Intel Corporation System and method to detect order and linearity of signals
JP2009278528A (en) * 2008-05-16 2009-11-26 Elpida Memory Inc Dll circuit, and semiconductor device
JP2010124020A (en) * 2008-11-17 2010-06-03 Elpida Memory Inc Dll circuit and semiconductor device including the same
US7876137B2 (en) * 2008-11-20 2011-01-25 Promos Technologies Pte.Ltd. Configurable architecture hybrid analog/digital delay locked loop (DLL) and technique with fast open loop digital locking for integrated circuit devices
KR101156031B1 (en) * 2008-12-26 2012-06-18 에스케이하이닉스 주식회사 Delay circuit and variable delay circuit
KR101012678B1 (en) * 2009-02-04 2011-02-09 연세대학교 산학협력단 Delay locked loop and electirc device including the same
JP5641697B2 (en) * 2009-02-12 2014-12-17 ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. Clock control circuit and semiconductor device including the same
KR101606187B1 (en) * 2009-02-20 2016-03-25 삼성전자주식회사 Delay locked loop circuit and method of operating delay locked loop circuit
US7825711B2 (en) * 2009-04-01 2010-11-02 Micron Technology, Inc. Clock jitter compensated clock circuits and methods for generating jitter compensated clock signals
EP2242178A1 (en) * 2009-04-15 2010-10-20 Nxp B.V. Digital phase shifting for imparting a target delay on an input signal to generate an output signal
JP5314533B2 (en) * 2009-08-19 2013-10-16 株式会社アドバンテスト Driver circuit and test apparatus using the same
US8638138B2 (en) * 2009-09-14 2014-01-28 Achronix Semiconductor Corporation Hierarchical global clock tree
TWI378646B (en) * 2009-09-14 2012-12-01 Sunplus Technology Co Ltd Frequency synthesis system with self-calibrated loop stability and bandwidth
US8638144B1 (en) * 2009-12-30 2014-01-28 Gsi Technology, Inc. Systems and methods involving phase detection with adaptive locking/detection features
US9356611B1 (en) 2009-12-30 2016-05-31 Gsi Technology, Inc. Systems and methods involving phase detection with adaptive locking/detection features
US8786334B2 (en) * 2010-07-30 2014-07-22 Samsung Electronics Co., Ltd. Lock detection circuit and phase-locked loop circuit including the same
US8368444B2 (en) * 2010-10-11 2013-02-05 Apple Inc. Delay locked loop including a mechanism for reducing lock time
US8519756B2 (en) * 2010-10-26 2013-08-27 Marvell World Trade Ltd. PLL dual edge lock detector
KR20120088136A (en) * 2011-01-31 2012-08-08 에스케이하이닉스 주식회사 Synchronization circuit
US8984320B2 (en) 2011-03-29 2015-03-17 Micron Technology, Inc. Command paths, apparatuses and methods for providing a command to a data block
KR20120119343A (en) * 2011-04-21 2012-10-31 에스케이하이닉스 주식회사 Delay lock loop
US8598930B2 (en) * 2011-08-23 2013-12-03 Intel Corporation Digital delay-locked loop with drift sensor
US8552776B2 (en) 2012-02-01 2013-10-08 Micron Technology, Inc. Apparatuses and methods for altering a forward path delay of a signal path
US9214945B2 (en) * 2012-02-27 2015-12-15 Realtek Semiconductor Corp. Digital phase lock loop and method thereof
US8879139B2 (en) 2012-04-24 2014-11-04 Gentex Corporation Display mirror assembly
US9166579B2 (en) 2012-06-01 2015-10-20 Micron Technology, Inc. Methods and apparatuses for shifting data signals to match command signal delay
EP2859436B1 (en) 2012-06-12 2020-06-03 Gentex Corporation Vehicle imaging system providing multi-stage aiming stability indication
US9054675B2 (en) 2012-06-22 2015-06-09 Micron Technology, Inc. Apparatuses and methods for adjusting a minimum forward path delay of a signal path
US9001594B2 (en) 2012-07-06 2015-04-07 Micron Technology, Inc. Apparatuses and methods for adjusting a path delay of a command path
CN104583012B (en) 2012-08-02 2018-01-05 金泰克斯公司 For in response to controlling the system and method for exterior vehicle lamp to the detection of pickup truck
US9329623B2 (en) 2012-08-22 2016-05-03 Micron Technology, Inc. Apparatuses, integrated circuits, and methods for synchronizing data signals with a command signal
US8704568B1 (en) * 2012-09-28 2014-04-22 Analog Devices, Inc. Sub-gate delay adjustment using digital locked-loop
US8913448B2 (en) 2012-10-25 2014-12-16 Micron Technology, Inc. Apparatuses and methods for capturing data in a memory
US8994424B2 (en) 2013-03-12 2015-03-31 International Business Machines Corporation Distributing multiplexing logic to remove multiplexor latency on the output path for variable clock cycle, delayed signals
KR20140112663A (en) * 2013-03-14 2014-09-24 삼성전자주식회사 Delay Locked Loop Circuit and Method of Control thereof
US9083354B2 (en) * 2013-03-15 2015-07-14 Silicon Laboratories Inc. Clock signal timing-based noise suppression
KR101735147B1 (en) * 2013-05-22 2017-05-15 매그나칩 반도체 유한회사 DLL circuit apparatus and method for locking thereof
EP3049286B1 (en) 2013-09-24 2018-05-09 Gentex Corporation Display mirror assembly
CN103560786B (en) * 2013-11-21 2017-07-28 东南大学 A kind of digital successive approximation register formula quick lock in delay-locked loop
US9511715B2 (en) 2014-01-31 2016-12-06 Gentex Corporation Backlighting assembly for display for reducing cross-hatching
US9508417B2 (en) 2014-02-20 2016-11-29 Micron Technology, Inc. Methods and apparatuses for controlling timing paths and latency based on a loop delay
WO2015143333A1 (en) 2014-03-21 2015-09-24 Gentex Corporation Tri-modal display mirror assembly
CN106163873B (en) 2014-04-01 2019-04-26 金泰克斯公司 Automatic display mirror assembly
US9530473B2 (en) 2014-05-22 2016-12-27 Micron Technology, Inc. Apparatuses and methods for timing provision of a command to input circuitry
US9571083B2 (en) * 2014-08-22 2017-02-14 Nokia Technologies Oy All-digital delay-locked loop tuning method with randomized LSB-tuning
US9685961B2 (en) 2014-09-17 2017-06-20 Htc Corporation High resolution timing device and radar detection system having the same
US9694751B2 (en) 2014-09-19 2017-07-04 Gentex Corporation Rearview assembly
CN105490666B (en) * 2014-09-19 2018-08-24 宏达国际电子股份有限公司 High-res clock pulse generation device and radar detection system
US9490821B2 (en) * 2014-09-26 2016-11-08 Apple Inc. Glitch less delay circuit for real-time delay adjustments
US9417657B2 (en) * 2014-10-02 2016-08-16 Nxp B.V. Timing control with body-bias
JP6439367B2 (en) * 2014-10-10 2018-12-19 富士通株式会社 Delay circuit, phase synchronization circuit having delay circuit, and processor having phase synchronization circuit
EP3215398B1 (en) 2014-11-07 2019-01-09 Gentex Corporation Full display mirror actuator
US10071689B2 (en) 2014-11-13 2018-09-11 Gentex Corporation Rearview mirror system with a display
CN105654986B (en) * 2014-11-14 2020-02-07 群联电子股份有限公司 Sampling circuit module, memory control circuit unit and data sampling method
KR101997815B1 (en) 2014-12-03 2019-07-08 젠텍스 코포레이션 Display mirror assembly
USD746744S1 (en) 2014-12-05 2016-01-05 Gentex Corporation Rearview device
US9744907B2 (en) 2014-12-29 2017-08-29 Gentex Corporation Vehicle vision system having adjustable displayed field of view
US9720278B2 (en) 2015-01-22 2017-08-01 Gentex Corporation Low cost optical film stack
JP2018513810A (en) 2015-04-20 2018-05-31 ジェンテックス コーポレイション Rear view assembly with decoration
US9531363B2 (en) 2015-04-28 2016-12-27 Micron Technology, Inc. Methods and apparatuses including command latency control circuit
KR102050315B1 (en) 2015-05-18 2019-11-29 젠텍스 코포레이션 Front display rearview mirror
US9917590B2 (en) * 2015-06-03 2018-03-13 Marvell World Trade Ltd. Delay locked loop
US9407273B1 (en) * 2015-06-04 2016-08-02 Intel Corporation Digital delay-locked loop (DLL) training
US9813067B2 (en) 2015-06-10 2017-11-07 Micron Technology, Inc. Clock signal and supply voltage variation tracking
US11178353B2 (en) 2015-06-22 2021-11-16 Gentex Corporation System and method for processing streamed video images to correct for flicker of amplitude-modulated lights
US9438255B1 (en) * 2015-07-31 2016-09-06 Inphi Corporation High frequency delay lock loop systems
US20190008859A1 (en) 2015-08-21 2019-01-10 Acerta Pharma B.V. Therapeutic Combinations of a MEK Inhibitor and a BTK Inhibitor
US10685623B2 (en) 2015-10-30 2020-06-16 Gentex Corporation Toggle paddle
EP3368375B1 (en) 2015-10-30 2020-03-04 Gentex Corporation Rearview device
USD797627S1 (en) 2015-10-30 2017-09-19 Gentex Corporation Rearview mirror device
USD798207S1 (en) 2015-10-30 2017-09-26 Gentex Corporation Rearview mirror assembly
USD800618S1 (en) 2015-11-02 2017-10-24 Gentex Corporation Toggle paddle for a rear view device
CN105406858A (en) * 2015-12-11 2016-03-16 合肥学院 All-digital successive approximation register delay locking loop
JP2019513609A (en) * 2016-03-25 2019-05-30 ウォルマート アポロ,エルエルシー Unmanned aerial vehicle system and assembling method
USD845851S1 (en) 2016-03-31 2019-04-16 Gentex Corporation Rearview device
US9601170B1 (en) 2016-04-26 2017-03-21 Micron Technology, Inc. Apparatuses and methods for adjusting a delay of a command signal path
US9865317B2 (en) 2016-04-26 2018-01-09 Micron Technology, Inc. Methods and apparatuses including command delay adjustment circuit
USD817238S1 (en) 2016-04-29 2018-05-08 Gentex Corporation Rearview device
US10025138B2 (en) 2016-06-06 2018-07-17 Gentex Corporation Illuminating display with light gathering structure
US9997220B2 (en) 2016-08-22 2018-06-12 Micron Technology, Inc. Apparatuses and methods for adjusting delay of command signal path
DE102016123459B3 (en) * 2016-12-05 2018-05-30 Infineon Technologies Ag Apparatus, system and method for high frequency signal path calibration
USD809984S1 (en) 2016-12-07 2018-02-13 Gentex Corporation Rearview assembly
US10110210B2 (en) * 2016-12-16 2018-10-23 Intel Corporation Apparatus and method for strobe centering for source synchronous links
USD854473S1 (en) 2016-12-16 2019-07-23 Gentex Corporation Rearview assembly
CN109952231B (en) 2016-12-30 2023-07-14 金泰克斯公司 Full display mirror with on-demand scout view
US10735638B2 (en) 2017-03-17 2020-08-04 Gentex Corporation Dual display reverse camera system
US10224938B2 (en) 2017-07-26 2019-03-05 Micron Technology, Inc. Apparatuses and methods for indirectly detecting phase variations
US10333532B2 (en) * 2017-09-07 2019-06-25 Micron Technology, Inc. Apparatuses and methods for detecting a loop count in a delay-locked loop
KR102528561B1 (en) * 2018-05-09 2023-05-04 삼성전자주식회사 Apparatus and method for generating clock
KR20200075243A (en) * 2018-12-18 2020-06-26 전자부품연구원 High Resolution Delay with Multi-Stage Delay
US10706916B1 (en) * 2019-04-03 2020-07-07 Synopsys, Inc. Method and apparatus for integrated level-shifter and memory clock
US11750201B2 (en) 2019-09-06 2023-09-05 SK Hynix Inc. Delay line, a delay locked loop circuit and a semiconductor apparatus using the delay line and the delay locked loop circuit
US11206026B2 (en) 2019-09-06 2021-12-21 SK Hynix Inc. Delay line, a delay locked loop circuit and a semiconductor apparatus using the delay line and the delay locked loop circuit
KR20210042748A (en) * 2019-10-10 2021-04-20 삼성전자주식회사 A Phase-locked loop circuit and a clock generator including the same
WO2021140998A1 (en) * 2020-01-10 2021-07-15 ローム株式会社 Semiconductor device and semiconductor device system
KR20240051138A (en) 2021-08-20 2024-04-19 젠텍스 코포레이션 Lighting assembly and lighting system having lighting assembly
CN118161768A (en) * 2024-02-02 2024-06-11 沈阳长江源科技发展有限公司 Spherical ultrasonic transduction single tube driving device, method, control system and treatment equipment

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5790612A (en) * 1996-02-29 1998-08-04 Silicon Graphics, Inc. System and method to reduce jitter in digital delay-locked loops
US6346837B1 (en) * 1997-09-03 2002-02-12 Nec Corporation Digital delay-locked loop circuit having two kinds of variable delay circuits
US6765976B1 (en) * 2000-03-29 2004-07-20 G-Link Technology Delay-locked loop for differential clock signals

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5544203A (en) * 1993-02-17 1996-08-06 Texas Instruments Incorporated Fine resolution digital delay line with coarse and fine adjustment stages
JP2771464B2 (en) * 1994-09-29 1998-07-02 日本電気アイシーマイコンシステム株式会社 Digital PLL circuit
JPH09251057A (en) 1996-03-18 1997-09-22 Hitachi Ltd Probe inspecting method and semiconductor memory device and computer system using method and device thereof
US6125157A (en) * 1997-02-06 2000-09-26 Rambus, Inc. Delay-locked loop circuitry for clock delay adjustment
JP2954070B2 (en) * 1997-03-26 1999-09-27 日本電気アイシーマイコンシステム株式会社 Digital PLL circuit
CA2204089C (en) * 1997-04-30 2001-08-07 Mosaid Technologies Incorporated Digital delay locked loop
US6327318B1 (en) * 1998-06-30 2001-12-04 Mosaid Technologies Incorporated Process, voltage, temperature independent switched delay compensation scheme
US6137327A (en) * 1998-11-25 2000-10-24 Siemens Aktiengesellschaft Delay lock loop
KR100295674B1 (en) * 1999-01-12 2001-07-12 김영환 Analog mixed digital dll
KR100319607B1 (en) * 1999-02-25 2002-01-09 김영환 Analog dll circuit
US6819723B1 (en) * 1999-06-07 2004-11-16 National Science Council Of Republic Of China Digital FM demodulator with reduced quantization noise
JP2001028542A (en) * 1999-07-13 2001-01-30 Oki Micro Design Co Ltd Pll circuit
US6242955B1 (en) * 1999-09-20 2001-06-05 Silicon Magic Corporation Delay lock loop circuit, system and method for synchronizing a reference signal with an output signal
KR100316023B1 (en) * 1999-11-01 2001-12-12 박종섭 Analog-digital mixed type delay locked loop combining voltage controlled oscillator and shift register type delay locked loop
US6356158B1 (en) * 2000-05-02 2002-03-12 Xilinx, Inc. Phase-locked loop employing programmable tapped-delay-line oscillator
JP2001326563A (en) * 2000-05-18 2001-11-22 Mitsubishi Electric Corp Dll circuit
JP3888603B2 (en) * 2000-07-24 2007-03-07 株式会社ルネサステクノロジ Clock generation circuit, control method, and semiconductor memory device
JP2002124873A (en) * 2000-10-18 2002-04-26 Mitsubishi Electric Corp Semiconductor device
KR20020040941A (en) * 2000-11-25 2002-05-31 윤종용 Register-controlled symmetrical delay locked loop including hybrid delay line
KR100513806B1 (en) * 2000-12-30 2005-09-13 주식회사 하이닉스반도체 Semiconductor Device
US7042971B1 (en) * 2001-06-12 2006-05-09 Lsi Logic Corporation Delay-locked loop with built-in self-test of phase margin
US6504408B1 (en) * 2001-07-09 2003-01-07 Broadcom Corporation Method and apparatus to ensure DLL locking at minimum delay
US6628154B2 (en) * 2001-07-31 2003-09-30 Cypress Semiconductor Corp. Digitally controlled analog delay locked loop (DLL)
KR100437611B1 (en) * 2001-09-20 2004-06-30 주식회사 하이닉스반도체 A mixed delay lock loop circuit
US7336752B2 (en) * 2002-12-31 2008-02-26 Mosaid Technologies Inc. Wide frequency range delay locked loop

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5790612A (en) * 1996-02-29 1998-08-04 Silicon Graphics, Inc. System and method to reduce jitter in digital delay-locked loops
US6346837B1 (en) * 1997-09-03 2002-02-12 Nec Corporation Digital delay-locked loop circuit having two kinds of variable delay circuits
US6765976B1 (en) * 2000-03-29 2004-07-20 G-Link Technology Delay-locked loop for differential clock signals

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150002196A1 (en) * 2013-06-27 2015-01-01 Micron Technology, Inc. Semiconductor device having dll circuit
US9065456B2 (en) * 2013-06-27 2015-06-23 Micron Technology, Inc. Semiconductor device having DLL circuit
US9614533B2 (en) 2015-06-19 2017-04-04 Intel Corporation Digital phase control with programmable tracking slope
US10574241B2 (en) 2015-06-19 2020-02-25 Intel Corporation Digital phase control with programmable tracking slope having a programmable linear decoder using a coarse code and a fine code to generate delay adjustments to the phase of an input signal
CN107809238A (en) * 2017-09-27 2018-03-16 珠海格力电器股份有限公司 Phase-locked loop locking detection method based on MCU and MCU

Also Published As

Publication number Publication date
US20130271192A1 (en) 2013-10-17
AU2003294604A1 (en) 2004-07-22
EP2251980B1 (en) 2012-05-23
US10122369B2 (en) 2018-11-06
KR20050091038A (en) 2005-09-14
US20130003483A1 (en) 2013-01-03
ES2349123T3 (en) 2010-12-28
US8599984B2 (en) 2013-12-03
CN1732623A (en) 2006-02-08
CN1732623B (en) 2012-02-08
WO2004059846A1 (en) 2004-07-15
CN102522986A (en) 2012-06-27
US8000430B2 (en) 2011-08-16
US20080089459A1 (en) 2008-04-17
KR101051875B1 (en) 2011-07-25
US20040125905A1 (en) 2004-07-01
US20170272085A1 (en) 2017-09-21
US8213561B2 (en) 2012-07-03
US20110291721A1 (en) 2011-12-01
DE60334032D1 (en) 2010-10-14
EP2264902A1 (en) 2010-12-22
ES2385786T3 (en) 2012-07-31
HK1170079A1 (en) 2013-02-15
ATE480049T1 (en) 2010-09-15
US7336752B2 (en) 2008-02-26
KR20100080864A (en) 2010-07-12
EP1588489B1 (en) 2010-09-01
EP1588489A1 (en) 2005-10-26
US8411812B2 (en) 2013-04-02
EP2251980A1 (en) 2010-11-17
KR101106369B1 (en) 2012-01-18
CN102522986B (en) 2014-08-13

Similar Documents

Publication Publication Date Title
US10122369B2 (en) Wide frequency range delay locked loop
US6867627B1 (en) Delay-locked loop (DLL) integrated circuits having high bandwidth and reliable locking characteristics
US7567102B2 (en) Delay locked loop circuit in semiconductor device and its control method
US7656988B2 (en) Start up circuit for delay locked loop
US8379786B2 (en) Process, voltage, temperature independent switched delay compensation scheme
US7227398B2 (en) High resolution digital delay circuit for PLL and DLL
US6329854B1 (en) Phase locked loop integrated circuits having dynamic phase locking characteristics and methods of operating same
US20120019295A1 (en) Clock distribution apparatus, systems, and methods
KR100295210B1 (en) Semiconductor device
KR20050104835A (en) Delay locked loop device
KR20020040941A (en) Register-controlled symmetrical delay locked loop including hybrid delay line

Legal Events

Date Code Title Description
AS Assignment

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA

Free format text: CHANGE OF NAME;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:032457/0560

Effective date: 20140101

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,

Free format text: CHANGE OF NAME;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:032457/0560

Effective date: 20140101

AS Assignment

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA

Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096

Effective date: 20140820

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,

Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096

Effective date: 20140820

AS Assignment

Owner name: CPPIB CREDIT INVESTMENTS INC., AS LENDER, CANADA

Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367

Effective date: 20140611

Owner name: ROYAL BANK OF CANADA, AS LENDER, CANADA

Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367

Effective date: 20140611

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION

AS Assignment

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA

Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424

Effective date: 20180731

Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.,

Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424

Effective date: 20180731