US20070194413A1 - Method for manufacturing semiconductor substrate - Google Patents

Method for manufacturing semiconductor substrate Download PDF

Info

Publication number
US20070194413A1
US20070194413A1 US11/783,765 US78376507A US2007194413A1 US 20070194413 A1 US20070194413 A1 US 20070194413A1 US 78376507 A US78376507 A US 78376507A US 2007194413 A1 US2007194413 A1 US 2007194413A1
Authority
US
United States
Prior art keywords
semiconductor substrate
wafer
layer
substrate
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/783,765
Other versions
US7754580B2 (en
Inventor
Hiroaki Himi
Noriyuki Iwamori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Corp filed Critical Denso Corp
Priority to US11/783,765 priority Critical patent/US7754580B2/en
Publication of US20070194413A1 publication Critical patent/US20070194413A1/en
Application granted granted Critical
Publication of US7754580B2 publication Critical patent/US7754580B2/en
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76243—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68363—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate

Definitions

  • This invention relates to a method for manufacturing a semiconductor substrate that is generally used for a semiconductor device including a composite IC and an LSI.
  • An SOI (Silicon On Insulator) semiconductor device has a semiconductor layer that is disposed on a semiconductor substrate through an intermediate insulating layer.
  • Such an SOI substrate is suitably, used for a device such as a composite IC, a high withstand voltage IC or an LSI for a portable instrument that is required to have high speed and low consumption power, in which several kinds of elements such as bipolar, MOS, and power elements are mounted on one chip.
  • an SOI substrate which includes a high-quality crystalline semiconductor layer that is formed on a layer made of an insulating material such as SiO 2 with extremely high resistance.
  • Known conventional methods for manufacturing the SOI substrates include a bonding method, a SIMOX method, a method that combines bonding and ion implantation by utilizing hydrogen brittleness, and the like.
  • the SOI substrate manufactured by conventional techniques in any of the above-described methods is several to several dozen times more expensive than an ordinary bulk substrate. This is the biggest reason for preventing the SOI semiconductor device from being practically used, regardless of its inherent high performance and high functionality.
  • An object of the present invention is to provide a method for manufacturing a semiconductor substrate suitably used for an SOI semiconductor device, with high quality at low cost.
  • an insulating layer is formed by deposition at an interface between the epitaxial layer and the semiconductor substrate by performing a heat treatment in an oxidizing atmosphere.
  • the semiconductor substrate for an SOI semiconductor device can be manufactured easily at low cost.
  • a thickness of an SOI layer required for the semiconductor device can be determined by the thickness of the epitaxial layer.
  • an apparent SOI substrate can be formed by epitaxially growing a semiconductor layer on a semi-insulating substrate having a high resistance.
  • a heat treatment is performed in a hydrogen atmosphere to improve crystallinity on a surface of the semiconductor substrate. Accordingly, the crystallinity of the semiconductor layer is further improved.
  • a base wafer and a bonding wafer are prepared, one of which is composed of a semiconductor substrate containing oxygen at a high concentration or a semi-insulating semiconductor substrate having a high resistance.
  • An oxide film is formed on one of the base wafer and the bonding wafer. Then, the base wafer and the bonding wafer are bonded together with the oxide film interposed therebetween. After that, a back surface of the bonding wafer at an opposite side of the base wafer is ground and polished to form an SOI layer on the base wafer through the oxide film.
  • an element is ion-implanted into a high resistance semiconductor substrate, containing oxygen at a high concentration, to form a deposition nuclear layer by the element.
  • the deposition nuclear layer has a plurality of nuclei for deposition and extends at a depth from a surface of the semiconductor substrate.
  • a heat treatment is performed to the semiconductor substrate to form an oxide layer in the semiconductor substrate by making the oxygen, contained in the semiconductor substrate, deposit using the plurality of nuclei in the deposition nuclear layer.
  • the semiconductor substrate for an SOI semiconductor device can be manufactured with high quality at significantly reduced low cost.
  • FIGS. 1A and 1B are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a first preferred embodiment
  • FIG. 2 is a cross-sectional view showing a step for manufacturing a semiconductor substrate for an SOI semiconductor device in a second preferred embodiment
  • FIG. 3 is a graph showing a relation between hFE of a parasitic transistor and minority carrier lifetime
  • FIG. 4 is a cross-sectional view showing a step for manufacturing a semiconductor substrate for an SOI semiconductor device in a third preferred embodiment
  • FIGS. 5A to 5 C are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a fourth preferred embodiment
  • FIGS. 6A to 6 D are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a fifth preferred embodiment
  • FIGS. 7A to 7 C are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a sixth preferred embodiment
  • FIGS. 8A to 8 D are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a seventh preferred embodiment
  • FIGS. 9A to 9 D are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in an eighth preferred embodiment
  • FIGS. 10A to 10 D are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a ninth preferred embodiment
  • FIGS. 11A to 11 E are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a tenth preferred embodiment
  • FIG. 12 is a cross-sectional view showing a device adopting the SOI substrate manufactured by the steps shown in FIGS. 11A to 11 E;
  • FIGS. 13A to 13 E are cross-sectional views showing various insulating isolation structures to which the substrates manufactured in the embodiments of the present invention can be applied.
  • FIGS. 1A and 1B A method for manufacturing a semiconductor substrate for an SOI semiconductor device to which a first preferred embodiment of the invention is applied is explained referring to FIGS. 1A and 1B .
  • a high-resistance semiconductor substrate 1 having a mirror-finished surface and including interstitial oxygen at a high concentration is used as a substrate for epitaxial growth.
  • silicon single crystal that has been grown by a CZ method contains oxygen of about 10 17 atoms/cm 3 among lattices therein
  • a mirror wafer containing interstitial oxygen at a higher concentration of, for example, more than 1 ⁇ 10 18 atoms/cm 3 is used as a start material in this embodiment.
  • the mirror wafer can be manufactured by the CZ method similarly to ordinary mirror wafers.
  • This semiconductor substrate 1 undergoes a pre-cleaning treatment including, for example, an immersion treatment into SC-1 solution (mixture composed of NH 4 OH, H 2 O 2 , and H 2 O, APM solution), an immersion treatment into SC-2 solution (mixture composed of HCl, H 2 O 2 , and H 2 O, HPM solution), an immersion treatment into dilute HF solution, super-pure water substitution, and drying.
  • a pre-cleaning treatment including, for example, an immersion treatment into SC-1 solution (mixture composed of NH 4 OH, H 2 O 2 , and H 2 O, APM solution), an immersion treatment into SC-2 solution (mixture composed of HCl, H 2 O 2 , and H 2 O, HPM solution), an immersion treatment into dilute HF solution, super-pure water substitution, and drying.
  • an epitaxial layer (semiconductor active layer) 2 is formed in accordance with a required thickness by epitaxial growth involving HCl etching, H 2 gas substitution, and the like within an epi
  • the semiconductor substrate 1 on which the epitaxial layer 2 is formed is heated at a high temperature of, for example, 1150° C. or more, in oxidizing atmosphere. Accordingly, oxygen in the high-resistance semiconductor substrate 1 containing interstitial oxygen at a high concentration is deposited using as nuclei a distortion layer at the interface between the epitaxial layer 2 and the semiconductor substrate 1 . In consequence, a stratiform region (oxide film) 3 of SiO 2 is formed at the interface between the epitaxial layer 2 and the semiconductor substrate 1 , thereby forming an SOI structure.
  • the stratiform region 3 of SiO 2 formed at the interface is about 100 nm in thickness. However, since the semiconductor substrate 1 used has high resistance, the stratiform region 3 can electrically isolate elements in cooperation with trench isolation, and realize performances equivalent to those of an ordinary SOI substrate.
  • the method for manufacturing the semiconductor substrate for an SOI semiconductor device described above can dispense with many steps such as preparation of two mirror wafers for bonding, bonding of the two mirror wafers, heat treatment for bonding, edge treatment for obtaining a required SOI thickness, surface grinding; re-polishing for mirror finish, and several checks for voids, SOI thickness, and the like, in comparison with a conventional bonding method. In consequence, significant cost reduction can be achieved. Also, in comparison with a SIMOX method, the SIMOX method necessitates an expensive apparatus and its throughput is low because oxygen must be ion-implanted into a semiconductor substrate with high energy to have a high concentration (1 ⁇ 10 18 cm ⁇ 3 ).
  • the SiO 2 stratiform region 3 can be formed by using the semiconductor substrate containing interstitial oxygen at a high concentration, and performing only the ordinary epitaxial growth for the active layer and the heat treatment in oxidizing atmosphere. Therefore, significant cost reduction can be realized in the present embodiment.
  • FIG. 2 shows a second preferred embodiment of the present invention.
  • a semi-insulating semiconductor substrate 11 is used in place of the semiconductor substrate 1 used in the first embodiment.
  • An epitaxial layer 12 can be formed on the semiconductor substrate 11 similarly to the first embodiment. Accordingly, an apparent SOI structure can be constructed without performing an oxygen deposition heat treatment at a high temperature in oxidizing atmosphere after the epitaxial layer 12 is formed.
  • a substrate having a lifetime of a minority carrier (minority carrier lifetime) less than about 1 ⁇ 10 ⁇ 8 sec and a carrier concentration less than about 1 ⁇ 10 14 cm ⁇ 3 can be used as the semi-insulating semiconductor substrate 11 in this embodiment.
  • hFE of a parasitic transistor formed by the impurity layers of the adjacent elements and the semiconductor substrate 11 and the minority carrier lifetime ⁇ g have a relation as shown in FIG. 3 . That is, referring to FIG.
  • hFE of the parasitic transistor is less than about 10 ⁇ 1 to negligibly decrease the effect by the parasitic transistor, and hFE of the parasitic transistor becomes less than about 10 ⁇ 1 when the minority carrier lifetime ⁇ g is less than abut 1 ⁇ 10 ⁇ 8 sec. Therefore, the minority carrier lifetime is determined as described above.
  • the carrier concentration of the semiconductor substrate 11 is not limited, and for example, may be 1 ⁇ 10 14 cm ⁇ 3 or less.
  • the semi-insulating semiconductor substrate 11 may be a substrate containing an impurity that forms a deep trap level in a bandgap of high concentration interstitial oxygen, carbon, or the like.
  • FIG. 4 shows a third preferred embodiment of the present invention.
  • a semi-insulating semiconductor substrate 21 doped with a dopant, a conductivity type of which is opposite to that of an epitaxial layer 22 is used in place of the semiconductor substrate 11 in the second embodiment.
  • the semiconductor substrate 21 is p type
  • the semiconductor substrate 21 is n type. Accordingly, because a PN junction is provided between the epitaxial layer 22 and the semiconductor substrate 21 , electrical insulation can be achieved more securely than in the second embodiment.
  • FIGS. 5A to 5 C show a fourth preferred embodiment of the present invention.
  • a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration or semi-insulating substrate is used as a semiconductor substrate 31 ( FIG. 5A ).
  • a high temperature heat treatment is performed to the semiconductor substrate 31 at, for example, 1000° C. or more in hydrogen atmosphere before performing epitaxial growth.
  • FIGS. 6A to 6 D show a fifth preferred embodiment of the present invention. Incidentally, steps shown in FIGS. 6A to 6 C are substantially the same as those shown in FIGS. 5A to 5 C.
  • an epitaxial growth substrate that is fabricated by the method described in the fourth embodiment is heated at a high temperature of, for example, 1150° C. or more, in oxidizing atmosphere ( FIG. 6D ).
  • oxygen in the high-resistance semiconductor substrate 31 that contains interstitial oxygen at a high concentration is deposited using as nuclei a distortion layer at the interface between the epitaxial growth layer and the substrate so that a SiO 2 stratiform region 34 can be formed by additionally performing the heat treatment in the oxidizing atmosphere as in the first embodiment.
  • FIGS. 7A to 7 C show a sixth preferred embodiment of the present invention.
  • a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration or semi-insulating substrate is used as a semiconductor substrate 41 ( FIG. 7A ), and a thin semiconductor layer 42 is epitaxially grown to have a conductive type opposite to that of an epitaxial layer 43 that is formed in a subsequent step as an active layer (FIG. 7 B).
  • the epitaxial layer 43 is epitaxial grown ( FIG. 7C ).
  • the active layer epipitaxial layer 43
  • the semiconductor layer 42 is formed to be a p ⁇ type layer.
  • the semiconductor layer 42 which is formed at the interface between the semiconductor substrate 41 and the epitaxial layer 43 and has the conductivity type opposite to that of the active layer, can be completely depleted to support voltage and to perform insulating isolation in cooperation with the underlying high-resistance semiconductor substrate 41 .
  • the semiconductor layer 42 can provide an apparent SOI structure.
  • a heat treatment may be performed in high-temperature oxidizing atmosphere to form an oxide layer deposited.
  • FIGS. 8A to 8 D show a seventh preferred embodiment of the present invention.
  • the step shown in FIG. 5B is performed to the semiconductor substrate 41 . That is, a high temperature heat treatment is performed at, for example, 1000° C. or more in hydrogen atmosphere. Accordingly, both or either of phenomenon that interstitial oxygen contained in the semiconductor substrate 41 is outwardly diffused to be released from the substrate surface, and atoms constituting the substrate surface are rearranged occur, and a layer 44 is formed at the substrate surface due to outward diffusion of oxygen and rearrangement of atoms ( FIG. 8B ). As a result, the crystallinity of the substrate surface is improved.
  • FIGS. 8C and 8D the similar steps to those shown in FIGS. 7B and 7C are performed to form an apparent SOI substrate.
  • a heat treatment may be performed in a high-temperature oxidizing atmosphere to make an oxide layer deposited as in the fifth embodiment.
  • FIGS. 9A to 9 D shows an eighth preferred embodiment of the present invention.
  • This embodiment uses a high-resistance semiconductor substrate 500 having a mirror-finished surface and containing oxygen at a high concentration ( FIG. 9A ). Then, first, a pad oxide film (not shown) having a thickness of about 45 nm is formed on the surface by performing a heat treatment in oxidizing atmosphere. This step is performed in an ordinary semiconductor process to prevent occurrence of channeling components along crystal axes and sputters on the surface by ion implantation.
  • oxygen ions are implanted into the substrate 500 through the pad oxide film at about 1 ⁇ 10 16 cm ⁇ 2 ( FIG. 9B ).
  • An acceleration voltage in this case was 100 to 180 KeV in this embodiment, which was determined in accordance with a depth of implantation.
  • nuclei for depositing dissolved oxygen in the substrate 500 can be formed as a deposition nuclear layer 501 shown in FIG. 9B .
  • Implantation of oxygen ions for forming an SOI substrate is known in the SIMOX method; however, in the case of the SIMOX method, a dose is generally about 1 ⁇ 10 18 cm ⁇ 2 , which is larger than that of the present embodiment by two digits.
  • a heat treatment is performed to the semiconductor substrate 500 at a temperature of, for example, 1100° C. or more in nitrogen or oxygen atmosphere for 18 to 35 hours ( FIG. 9C ). Accordingly, dissolved oxygen in the semiconductor substrate 500 is deposited using implanted oxygen ions as nuclei in the layer 501 so that an oxide layer, i.e., a SiOx layer 502 is formed as shown in FIG. 9C , thereby forming an SOI substrate 504 .
  • a value of x was about 2 at the heat treatment conditions described above.
  • the substrate 500 is composed of a high-resistance semiconductor substrate, a high-resistance semiconductor layer underlies the deposited oxide layer 502 , and a depletion layer is formed when a voltage is applied across the oxide layer. As a result, a larger withstand voltage than that determined by the thickness of the oxide film can be exhibited.
  • oxygen is ion-implanted as an element for forming deposition nuclei, other elements such as nitrogen, silicon, carbon, and fluorine can be used in place of oxygen, which are liable to combine with oxygen to be deposited.
  • an SOI substrate can be formed with desirable film thickness, conductive type, and concentration.
  • FIGS. 10A to 10 D show a ninth preferred embodiment of the present invention.
  • a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration or semi-insulating substrate as disclosed in the first to three embodiments is prepared as a base wafer 51
  • an ordinary mirror wafer is prepared as a bonding wafer 52 ( FIG. 10A ).
  • an oxide film 53 is formed on a mirror-finished principal surface of at least one of the base wafer 51 and the bonding wafer 52 ( FIG. 10B ), and the two wafers are bonded together at the principal surfaces thereof in clean atmosphere by an ordinary wafer bonding method, and a high-temperature heat treatment is performed to thereby form a combined wafer 54 ( FIG. 10C ).
  • the back surface of the combined wafer 54 at the side of the bonding wafer 52 is ground and polished for mirror finishing so that an SOI layer have a predetermined thickness.
  • an SOI substrate is manufactured ( FIG. 10D ).
  • an SOI substrate having a high withstand voltage of, for example, 200 V or more can be attained with a thin embedded oxide film thickness of about several hundreds nm that is about 1/10 thinner than that of a conventional one.
  • FIGS. 11A to 11 E shows a tenth preferred embodiment of the present invention.
  • a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration or semi-insulating substrate as described in the first to third embodiments is prepared as a bonding wafer 61
  • an ordinary mirror wafer is prepared as a base wafer 62 ( FIG. 11A ).
  • an oxide film 63 is formed on a mirror-finished principal surface of at least one of the bonding wafer 61 and the base wafer 62 ( FIG. 11B ), and the two wafers are bonded together at the principal surfaces thereof in clean atmosphere by an ordinary wafer bonding method, and a high-temperature heat treatment is performed to thereby form a combined wafer 64 ( FIG. 11C ).
  • the back surface of the combined wafer 64 at the side of the bonding wafer 61 is ground and polished for mirror finishing.
  • an SOI substrate is manufactured with an SOI layer having a required thickness ( FIG. 11D ).
  • oxygen on the SOI layer surface is outwardly diffused by a heat treatment performed at a high temperature in hydrogen atmosphere. Accordingly, oxygen remains at the bonding interface, and gettering sites are formed at that portion ( FIG. 1E ).
  • the gettering sites formed in the SOI layer can take heavy metal contaminants in when an oxide film is formed on the SOI layer, and therefore lengthen the lifetime of the oxide film.
  • the SOI substrate manufactured as described in this embodiment can be used for a device shown in FIG. 12 .
  • This device is formed with an LDMOS 70 , a bipolar transistor 80 , a CMOS 90 , and a diode 100 .
  • the LDMOS 70 is composed of a p type base region 71 formed at a surface portion of the n ⁇ type SOI layer (bonding wafer 61 ), an n + type source region 72 formed in a surface portion of the p type base region 71 , an n + type drain region 73 formed in a surface portion of the SOI layer remotely from the p type base region 71 , a gate insulating film 74 formed at least on the p type base region 71 , a gate electrode 75 formed on the gate insulating film 74 , a source electrode 76 electrically connected to the n + type source region 72 , and a drain electrode 77 electrically connected to the n + type drain region 73 .
  • the bipolar transistor 80 is composed of a p type base region 81 formed on a surface portion of the SOI layer, an n + type emitter region 82 formed in a surface portion of the p type base region 81 , an n + type collector region 83 formed in a surface portion of the SOI layer remotely from the p type base region 81 , and a base electrode 84 , an emitter electrode 85 , and a collector electrode 86 electrically connected to these regions, respectively.
  • the CMOS 90 is composed of an n type well layer 91 and a p type well layer 92 , which are formed in a surface portion of the SOI layer, p + type source 93 a and drain 94 a formed in the n type well layer 91 separately from each other, n + type source 93 b and drain 94 b formed in the p type well layer 92 separately from each other, gate insulating films 95 a , 95 b and gate electrodes 96 a , 96 b respectively provided above channel regions between the respective sources 93 a , 93 b and the respective drains 94 a , 94 b , source electrodes 97 a , 97 b respectively connected to the sources 93 a , 93 b , and drain electrodes 98 a , 98 b respectively connected to the drains 94 a , 94 b.
  • the diode 100 is composed of a p type region 101 and a p + type contact region 102 formed in a surface portion of the SOI layer, an n + type region 103 provided remotely from the p type region 101 , and anode and cathode electrodes 104 , 105 electrically connected to the respective regions 101 , 103 .
  • gettering sites are formed in the SOI layer of the SOI substrate manufactured in this embodiment, the following effects can be attained when the SOI substrate is used for the LDMOS 70 , the CMOS 90 and the diode 100 .
  • the gate insulating films 74 , 95 a , 95 b can be improved in lifetime. This results in improved reliability of the elements.
  • CMOS 90 in which both the n type well layer 91 and the p type well layer 92 are formed, it is preferable to isolate the layers from each other by a trench in consideration of latch up prevention.
  • the trench isolation is not provided to reduce the size of the device. Even in such a case, the gettering sites can prevent latch up.
  • the SOI substrate shown in this embodiment can be used for formation of the IGBT to improve the recovery property of the IGBT.
  • the above-described embodiments exemplify oxygen arranged among lattices other than lattice points; however, oxygen may be arranged at other positions to provide the same effects as described above.
  • oxygen contained in the semiconductor substrates 1 , 21 , 31 , 41 , and 51 may not be interstitial oxygen.
  • the semiconductor substrates 1 , 21 , 31 , 41 , and 51 are respectively composed of high-resistance substrates; however, the substrates can provide the same effects as described above even when they do not have high resistance.
  • the oxide film is deposited by the heat treatment performed in oxidizing atmosphere, it is possible to deposit other insulting layers.
  • a nitride layer can be deposited using as nuclei partially existing nitrogen in a substrate or the like.
  • the insulating layer can form an apparent SOI substrate.
  • the semiconductor substrate has no need to contain oxygen therein.
  • various insulating isolation structures can be formed by the substrates as manufactured in the above-described embodiments. Examples are shown in FIGS. 13A to 13 E, in which a substrate having a PN junction as described in the third embodiment is used, but the other substrates in the other embodiments can also be used as well.
  • a well-isolation structure is formed by forming a well layer 110 in the n ⁇ type epitaxial layer with an inverse conductive type to that of the epitaxial layer 22 to contact the semi-insulating substrate 21 .
  • a trench isolation structure can be formed by forming a trench 111 in the epitaxial layer 22 so that the trench reaches the semi-insulating substrate 21 , and by filling the trench 111 with an insulating film 112 .
  • a well-trench isolation structure can be formed by combining the structures shown in FIGS. 13A and 13B . As shown in FIG.
  • a double-trench isolation structure may be formed, in which two trenches each of which is similar to that shown in FIG. 13B are formed adjacently to each other.
  • FIG. 13E shows a double-trench isolation structure in which a region interposed between two trenches is made a well layer 113 having the same conductivity type as that of the semi-insulating substrate 21 , and the well layer 113 is grounded for parasitic removal.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

An epitaxial layer is formed on a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration, and then a heat treatment is performed to the semiconductor substrate at a high temperature in an oxidizing atmosphere. Accordingly, a stratiform region of SiO2 is formed by deposition at an interface between the epitaxial layer and the semiconductor substrate. As a result, an apparent SOI substrate for an SOI semiconductor device can be manufactured at a low cost.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application is based upon and claims the benefit of Japanese Patent Applications No. 11-326934 filed on Nov. 17, 1999, and No. 2000-333286 filed on Oct. 31, 2000, the contents of which are incorporated herein by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • This invention relates to a method for manufacturing a semiconductor substrate that is generally used for a semiconductor device including a composite IC and an LSI.
  • 2. Description of the Related Art
  • An SOI (Silicon On Insulator) semiconductor device has a semiconductor layer that is disposed on a semiconductor substrate through an intermediate insulating layer. Such an SOI substrate is suitably, used for a device such as a composite IC, a high withstand voltage IC or an LSI for a portable instrument that is required to have high speed and low consumption power, in which several kinds of elements such as bipolar, MOS, and power elements are mounted on one chip.
  • To manufacture the SOI semiconductor device, an SOI substrate is required, which includes a high-quality crystalline semiconductor layer that is formed on a layer made of an insulating material such as SiO2 with extremely high resistance. Known conventional methods for manufacturing the SOI substrates include a bonding method, a SIMOX method, a method that combines bonding and ion implantation by utilizing hydrogen brittleness, and the like.
  • However, the SOI substrate manufactured by conventional techniques in any of the above-described methods is several to several dozen times more expensive than an ordinary bulk substrate. This is the biggest reason for preventing the SOI semiconductor device from being practically used, regardless of its inherent high performance and high functionality.
    • SUMMARY OF THE INVENTION
  • The present invention has been made in view of the above problems. An object of the present invention is to provide a method for manufacturing a semiconductor substrate suitably used for an SOI semiconductor device, with high quality at low cost.
  • Briefly, according to a first aspect of the present invention, after an epitaxial layer is formed on a semiconductor substrate, an insulating layer is formed by deposition at an interface between the epitaxial layer and the semiconductor substrate by performing a heat treatment in an oxidizing atmosphere. Thus, the semiconductor substrate for an SOI semiconductor device can be manufactured easily at low cost. A thickness of an SOI layer required for the semiconductor device can be determined by the thickness of the epitaxial layer.
  • According to a second aspect of the present invention, an apparent SOI substrate can be formed by epitaxially growing a semiconductor layer on a semi-insulating substrate having a high resistance. Preferably, before the semiconductor layer is epitaxially grown on the substrate, a heat treatment is performed in a hydrogen atmosphere to improve crystallinity on a surface of the semiconductor substrate. Accordingly, the crystallinity of the semiconductor layer is further improved.
  • According to a third aspect of the present invention, a base wafer and a bonding wafer are prepared, one of which is composed of a semiconductor substrate containing oxygen at a high concentration or a semi-insulating semiconductor substrate having a high resistance. An oxide film is formed on one of the base wafer and the bonding wafer. Then, the base wafer and the bonding wafer are bonded together with the oxide film interposed therebetween. After that, a back surface of the bonding wafer at an opposite side of the base wafer is ground and polished to form an SOI layer on the base wafer through the oxide film.
  • According to fourth aspect of the present invention, first, an element is ion-implanted into a high resistance semiconductor substrate, containing oxygen at a high concentration, to form a deposition nuclear layer by the element. The deposition nuclear layer has a plurality of nuclei for deposition and extends at a depth from a surface of the semiconductor substrate. Then, a heat treatment is performed to the semiconductor substrate to form an oxide layer in the semiconductor substrate by making the oxygen, contained in the semiconductor substrate, deposit using the plurality of nuclei in the deposition nuclear layer.
  • According to the present invention described above, in any case, the semiconductor substrate for an SOI semiconductor device can be manufactured with high quality at significantly reduced low cost.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Other objects and features of the present invention will become more readily apparent from a better understanding of the preferred embodiments described below with reference to the following drawings, in which;
  • FIGS. 1A and 1B are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a first preferred embodiment;
  • FIG. 2 is a cross-sectional view showing a step for manufacturing a semiconductor substrate for an SOI semiconductor device in a second preferred embodiment;
  • FIG. 3 is a graph showing a relation between hFE of a parasitic transistor and minority carrier lifetime;
  • FIG. 4 is a cross-sectional view showing a step for manufacturing a semiconductor substrate for an SOI semiconductor device in a third preferred embodiment;
  • FIGS. 5A to 5C are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a fourth preferred embodiment;
  • FIGS. 6A to 6D are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a fifth preferred embodiment;
  • FIGS. 7A to 7C are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a sixth preferred embodiment;
  • FIGS. 8A to 8D are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a seventh preferred embodiment;
  • FIGS. 9A to 9D are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in an eighth preferred embodiment;
  • FIGS. 10A to 10D are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a ninth preferred embodiment;
  • FIGS. 11A to 11E are cross-sectional views showing steps for manufacturing a semiconductor substrate for an SOI semiconductor device in a tenth preferred embodiment;
  • FIG. 12 is a cross-sectional view showing a device adopting the SOI substrate manufactured by the steps shown in FIGS. 11A to 11E; and
  • FIGS. 13A to 13E are cross-sectional views showing various insulating isolation structures to which the substrates manufactured in the embodiments of the present invention can be applied.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS First Embodiment
  • A method for manufacturing a semiconductor substrate for an SOI semiconductor device to which a first preferred embodiment of the invention is applied is explained referring to FIGS. 1A and 1B.
  • In the first embodiment, a high-resistance semiconductor substrate 1 having a mirror-finished surface and including interstitial oxygen at a high concentration is used as a substrate for epitaxial growth. While silicon single crystal that has been grown by a CZ method contains oxygen of about 1017 atoms/cm3 among lattices therein, a mirror wafer containing interstitial oxygen at a higher concentration of, for example, more than 1×1018 atoms/cm3 is used as a start material in this embodiment. The mirror wafer can be manufactured by the CZ method similarly to ordinary mirror wafers.
  • This semiconductor substrate 1 undergoes a pre-cleaning treatment including, for example, an immersion treatment into SC-1 solution (mixture composed of NH4OH, H2O2, and H2O, APM solution), an immersion treatment into SC-2 solution (mixture composed of HCl, H2O2, and H2O, HPM solution), an immersion treatment into dilute HF solution, super-pure water substitution, and drying. Then, an epitaxial layer (semiconductor active layer) 2 is formed in accordance with a required thickness by epitaxial growth involving HCl etching, H2 gas substitution, and the like within an epitaxial apparatus.
  • After that, the semiconductor substrate 1 on which the epitaxial layer 2 is formed is heated at a high temperature of, for example, 1150° C. or more, in oxidizing atmosphere. Accordingly, oxygen in the high-resistance semiconductor substrate 1 containing interstitial oxygen at a high concentration is deposited using as nuclei a distortion layer at the interface between the epitaxial layer 2 and the semiconductor substrate 1. In consequence, a stratiform region (oxide film) 3 of SiO2 is formed at the interface between the epitaxial layer 2 and the semiconductor substrate 1, thereby forming an SOI structure. The stratiform region 3 of SiO2 formed at the interface is about 100 nm in thickness. However, since the semiconductor substrate 1 used has high resistance, the stratiform region 3 can electrically isolate elements in cooperation with trench isolation, and realize performances equivalent to those of an ordinary SOI substrate.
  • The method for manufacturing the semiconductor substrate for an SOI semiconductor device described above can dispense with many steps such as preparation of two mirror wafers for bonding, bonding of the two mirror wafers, heat treatment for bonding, edge treatment for obtaining a required SOI thickness, surface grinding; re-polishing for mirror finish, and several checks for voids, SOI thickness, and the like, in comparison with a conventional bonding method. In consequence, significant cost reduction can be achieved. Also, in comparison with a SIMOX method, the SIMOX method necessitates an expensive apparatus and its throughput is low because oxygen must be ion-implanted into a semiconductor substrate with high energy to have a high concentration (1×1018 cm−3). To the contrary, in the present invention, the SiO2 stratiform region 3 can be formed by using the semiconductor substrate containing interstitial oxygen at a high concentration, and performing only the ordinary epitaxial growth for the active layer and the heat treatment in oxidizing atmosphere. Therefore, significant cost reduction can be realized in the present embodiment.
    • Second Embodiment
  • FIG. 2 shows a second preferred embodiment of the present invention. In this embodiment, a semi-insulating semiconductor substrate 11 is used in place of the semiconductor substrate 1 used in the first embodiment. An epitaxial layer 12 can be formed on the semiconductor substrate 11 similarly to the first embodiment. Accordingly, an apparent SOI structure can be constructed without performing an oxygen deposition heat treatment at a high temperature in oxidizing atmosphere after the epitaxial layer 12 is formed.
  • For example, a substrate having a lifetime of a minority carrier (minority carrier lifetime) less than about 1×10−8 sec and a carrier concentration less than about 1×1014 cm−3 can be used as the semi-insulating semiconductor substrate 11 in this embodiment. This is because, in a state where elements are formed with impurity layers in the epitaxial layer 12 and the semiconductor substrate 11 adjacently to each other, hFE of a parasitic transistor formed by the impurity layers of the adjacent elements and the semiconductor substrate 11 and the minority carrier lifetime τ g have a relation as shown in FIG. 3. That is, referring to FIG. 3, it is preferable that hFE of the parasitic transistor is less than about 10−1 to negligibly decrease the effect by the parasitic transistor, and hFE of the parasitic transistor becomes less than about 10−1 when the minority carrier lifetime τ g is less than abut 1×10−8 sec. Therefore, the minority carrier lifetime is determined as described above.
  • The carrier concentration of the semiconductor substrate 11 is not limited, and for example, may be 1×1014 cm−3 or less. The semi-insulating semiconductor substrate 11 may be a substrate containing an impurity that forms a deep trap level in a bandgap of high concentration interstitial oxygen, carbon, or the like.
    • Third Embodiment
  • FIG. 4 shows a third preferred embodiment of the present invention. In this embodiment, a semi-insulating semiconductor substrate 21 doped with a dopant, a conductivity type of which is opposite to that of an epitaxial layer 22 is used in place of the semiconductor substrate 11 in the second embodiment. As shown in the figure, specifically, when the epitaxial layer 22 is n type, the semiconductor substrate 21 is p type, and when the epitaxial layer 22 is p type, the semiconductor substrate 21 is n type. Accordingly, because a PN junction is provided between the epitaxial layer 22 and the semiconductor substrate 21, electrical insulation can be achieved more securely than in the second embodiment.
    • Fourth Embodiment
  • FIGS. 5A to 5C show a fourth preferred embodiment of the present invention. In this embodiment, similarly to the first to third embodiments, a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration or semi-insulating substrate is used as a semiconductor substrate 31 (FIG. 5A). Then, a high temperature heat treatment is performed to the semiconductor substrate 31 at, for example, 1000° C. or more in hydrogen atmosphere before performing epitaxial growth.
  • Accordingly, there arise both or either of phenomena that interstitial oxygen atoms contained in the substrate are outwardly diffused and released from the surface of the substrate, and that atoms forming the surface of the substrate are rearranged. Then, a layer 32 is formed at the substrate surface by outward diffusion of oxygen or/and rearrangement of atoms (FIG. 5B), so that the crystallinity of the substrate surface is improved. Because of this, an epitaxial layer 33 formed thereafter can have further improved crystallinity.
    • Fifth Embodiment
  • FIGS. 6A to 6D show a fifth preferred embodiment of the present invention. Incidentally, steps shown in FIGS. 6A to 6C are substantially the same as those shown in FIGS. 5A to 5C. In this embodiment, an epitaxial growth substrate that is fabricated by the method described in the fourth embodiment is heated at a high temperature of, for example, 1150° C. or more, in oxidizing atmosphere (FIG. 6D).
  • Accordingly, oxygen in the high-resistance semiconductor substrate 31 that contains interstitial oxygen at a high concentration is deposited using as nuclei a distortion layer at the interface between the epitaxial growth layer and the substrate so that a SiO2 stratiform region 34 can be formed by additionally performing the heat treatment in the oxidizing atmosphere as in the first embodiment.
    • Sixth Embodiment
  • FIGS. 7A to 7C show a sixth preferred embodiment of the present invention. In this embodiment, as in the first to third embodiments, a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration or semi-insulating substrate is used as a semiconductor substrate 41 (FIG. 7A), and a thin semiconductor layer 42 is epitaxially grown to have a conductive type opposite to that of an epitaxial layer 43 that is formed in a subsequent step as an active layer (FIG. 7B). Successively, the epitaxial layer 43 is epitaxial grown (FIG. 7C). For example, when the active layer (epitaxial layer 43) is formed to be an n− type layer, the semiconductor layer 42 is formed to be a p− type layer.
  • According to this manufacturing method, the semiconductor layer 42, which is formed at the interface between the semiconductor substrate 41 and the epitaxial layer 43 and has the conductivity type opposite to that of the active layer, can be completely depleted to support voltage and to perform insulating isolation in cooperation with the underlying high-resistance semiconductor substrate 41. As a result, the semiconductor layer 42 can provide an apparent SOI structure. As in the first embodiment, a heat treatment may be performed in high-temperature oxidizing atmosphere to form an oxide layer deposited.
    • Seventh Embodiment
  • FIGS. 8A to 8D show a seventh preferred embodiment of the present invention. In this embodiment, before the epitaxial growth in the sixth embodiment is performed, similarly to the fourth and fifth embodiments, the step shown in FIG. 5B is performed to the semiconductor substrate 41. That is, a high temperature heat treatment is performed at, for example, 1000° C. or more in hydrogen atmosphere. Accordingly, both or either of phenomenon that interstitial oxygen contained in the semiconductor substrate 41 is outwardly diffused to be released from the substrate surface, and atoms constituting the substrate surface are rearranged occur, and a layer 44 is formed at the substrate surface due to outward diffusion of oxygen and rearrangement of atoms (FIG. 8B). As a result, the crystallinity of the substrate surface is improved.
  • After that, as shown in FIGS. 8C and 8D, the similar steps to those shown in FIGS. 7B and 7C are performed to form an apparent SOI substrate. Incidentally, also in the present embodiment, a heat treatment may be performed in a high-temperature oxidizing atmosphere to make an oxide layer deposited as in the fifth embodiment.
    • Eighth Embodiment
  • FIGS. 9A to 9D shows an eighth preferred embodiment of the present invention. This embodiment uses a high-resistance semiconductor substrate 500 having a mirror-finished surface and containing oxygen at a high concentration (FIG. 9A). Then, first, a pad oxide film (not shown) having a thickness of about 45 nm is formed on the surface by performing a heat treatment in oxidizing atmosphere. This step is performed in an ordinary semiconductor process to prevent occurrence of channeling components along crystal axes and sputters on the surface by ion implantation.
  • Next, for example, oxygen ions are implanted into the substrate 500 through the pad oxide film at about 1×1016 cm−2 (FIG. 9B). An acceleration voltage in this case was 100 to 180 KeV in this embodiment, which was determined in accordance with a depth of implantation. Accordingly, nuclei for depositing dissolved oxygen in the substrate 500 can be formed as a deposition nuclear layer 501 shown in FIG. 9B. Implantation of oxygen ions for forming an SOI substrate is known in the SIMOX method; however, in the case of the SIMOX method, a dose is generally about 1×1018 cm−2, which is larger than that of the present embodiment by two digits.
  • After that, a heat treatment is performed to the semiconductor substrate 500 at a temperature of, for example, 1100° C. or more in nitrogen or oxygen atmosphere for 18 to 35 hours (FIG. 9C). Accordingly, dissolved oxygen in the semiconductor substrate 500 is deposited using implanted oxygen ions as nuclei in the layer 501 so that an oxide layer, i.e., a SiOx layer 502 is formed as shown in FIG. 9C, thereby forming an SOI substrate 504. Here, a value of x was about 2 at the heat treatment conditions described above.
  • In this embodiment, because the substrate 500 is composed of a high-resistance semiconductor substrate, a high-resistance semiconductor layer underlies the deposited oxide layer 502, and a depletion layer is formed when a voltage is applied across the oxide layer. As a result, a larger withstand voltage than that determined by the thickness of the oxide film can be exhibited. In this embodiment, although oxygen is ion-implanted as an element for forming deposition nuclei, other elements such as nitrogen, silicon, carbon, and fluorine can be used in place of oxygen, which are liable to combine with oxygen to be deposited.
  • As shown in FIG. 9D, when a semiconductor layer 503 having a predetermined conductive type and a thickness is epitaxially grown on the SOI substrate 504 manufactured as above, an SOI substrate can be formed with desirable film thickness, conductive type, and concentration.
    • Ninth Embodiment
  • FIGS. 10A to 10D show a ninth preferred embodiment of the present invention. In this embodiment, a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration or semi-insulating substrate as disclosed in the first to three embodiments is prepared as a base wafer 51, and an ordinary mirror wafer is prepared as a bonding wafer 52 (FIG. 10A). Then, an oxide film 53 is formed on a mirror-finished principal surface of at least one of the base wafer 51 and the bonding wafer 52 (FIG. 10B), and the two wafers are bonded together at the principal surfaces thereof in clean atmosphere by an ordinary wafer bonding method, and a high-temperature heat treatment is performed to thereby form a combined wafer 54 (FIG. 10C). After that, the back surface of the combined wafer 54 at the side of the bonding wafer 52 is ground and polished for mirror finishing so that an SOI layer have a predetermined thickness. As a result, an SOI substrate is manufactured (FIG. 10D).
  • In this embodiment, unlike a conventional manufacturing method, because the high-resistance semiconductor substrate containing interstitial oxygen at a high concentration or semi-insulating substrate is used as the base wafer, an SOI substrate having a high withstand voltage of, for example, 200 V or more can be attained with a thin embedded oxide film thickness of about several hundreds nm that is about 1/10 thinner than that of a conventional one.
    • Tenth Embodiment
  • FIGS. 11A to 11E shows a tenth preferred embodiment of the present invention. In this embodiment, a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration or semi-insulating substrate as described in the first to third embodiments is prepared as a bonding wafer 61, while an ordinary mirror wafer is prepared as a base wafer 62 (FIG. 11A). Then, an oxide film 63 is formed on a mirror-finished principal surface of at least one of the bonding wafer 61 and the base wafer 62 (FIG. 11B), and the two wafers are bonded together at the principal surfaces thereof in clean atmosphere by an ordinary wafer bonding method, and a high-temperature heat treatment is performed to thereby form a combined wafer 64 (FIG. 11C).
  • After that, the back surface of the combined wafer 64 at the side of the bonding wafer 61 is ground and polished for mirror finishing. As a result, an SOI substrate is manufactured with an SOI layer having a required thickness (FIG. 11D). Further, oxygen on the SOI layer surface is outwardly diffused by a heat treatment performed at a high temperature in hydrogen atmosphere. Accordingly, oxygen remains at the bonding interface, and gettering sites are formed at that portion (FIG. 1E). The gettering sites formed in the SOI layer can take heavy metal contaminants in when an oxide film is formed on the SOI layer, and therefore lengthen the lifetime of the oxide film.
  • For example, the SOI substrate manufactured as described in this embodiment can be used for a device shown in FIG. 12. This device is formed with an LDMOS 70, a bipolar transistor 80, a CMOS 90, and a diode 100.
  • The LDMOS 70 is composed of a p type base region 71 formed at a surface portion of the n− type SOI layer (bonding wafer 61), an n+ type source region 72 formed in a surface portion of the p type base region 71, an n+ type drain region 73 formed in a surface portion of the SOI layer remotely from the p type base region 71, a gate insulating film 74 formed at least on the p type base region 71, a gate electrode 75 formed on the gate insulating film 74, a source electrode 76 electrically connected to the n+ type source region 72, and a drain electrode 77 electrically connected to the n+ type drain region 73.
  • The bipolar transistor 80 is composed of a p type base region 81 formed on a surface portion of the SOI layer, an n+ type emitter region 82 formed in a surface portion of the p type base region 81, an n+ type collector region 83 formed in a surface portion of the SOI layer remotely from the p type base region 81, and a base electrode 84, an emitter electrode 85, and a collector electrode 86 electrically connected to these regions, respectively.
  • The CMOS 90 is composed of an n type well layer 91 and a p type well layer 92, which are formed in a surface portion of the SOI layer, p+ type source 93 a and drain 94 a formed in the n type well layer 91 separately from each other, n+ type source 93 b and drain 94 b formed in the p type well layer 92 separately from each other, gate insulating films 95 a, 95 b and gate electrodes 96 a, 96 b respectively provided above channel regions between the respective sources 93 a, 93 b and the respective drains 94 a, 94 b, source electrodes 97 a, 97 b respectively connected to the sources 93 a, 93 b, and drain electrodes 98 a, 98 b respectively connected to the drains 94 a, 94 b.
  • The diode 100 is composed of a p type region 101 and a p+ type contact region 102 formed in a surface portion of the SOI layer, an n+ type region 103 provided remotely from the p type region 101, and anode and cathode electrodes 104, 105 electrically connected to the respective regions 101, 103.
  • In this device, because gettering sites are formed in the SOI layer of the SOI substrate manufactured in this embodiment, the following effects can be attained when the SOI substrate is used for the LDMOS 70, the CMOS 90 and the diode 100.
  • Specifically, in the case of elements such as the LDMOS 70 and the CMOS 90 having the gate insulating films 74, 95 a, 95 b, because the gettering sites take heavy metal contaminants in, the gate insulating films 74, 95 a, 95 b can be improved in lifetime. This results in improved reliability of the elements.
  • Besides, in the case of the CMOS 90 in which both the n type well layer 91 and the p type well layer 92 are formed, it is preferable to isolate the layers from each other by a trench in consideration of latch up prevention. However, there is a case where the trench isolation is not provided to reduce the size of the device. Even in such a case, the gettering sites can prevent latch up.
  • Further, when an operational state is switched from ON to OFF in the diode 100, holes injected into the n− type SOI layer from the anode electrode return into the anode electrode to generate current flow in an inverse direction. However, if gettering sites exist, the gettering sites trap holes as trap sites, and make the holes recombine with electrons. As a result, the holes disappear apparently, and no current flows in the inverse direction. The diode 100 can be improved in recovery property. Incidentally, though it is not shown in FIG. 12, since an IGBT can have current flow in an inverse direction similarly to the diode 100, the SOI substrate shown in this embodiment can be used for formation of the IGBT to improve the recovery property of the IGBT.
  • The above-described embodiments exemplify oxygen arranged among lattices other than lattice points; however, oxygen may be arranged at other positions to provide the same effects as described above. Especially, oxygen contained in the semiconductor substrates 1, 21, 31, 41, and 51 may not be interstitial oxygen. Also, in the above-described embodiments, the semiconductor substrates 1, 21, 31, 41, and 51 are respectively composed of high-resistance substrates; however, the substrates can provide the same effects as described above even when they do not have high resistance.
  • In the first and fifth embodiments, although it is explained that the oxide film is deposited by the heat treatment performed in oxidizing atmosphere, it is possible to deposit other insulting layers. For example, a nitride layer can be deposited using as nuclei partially existing nitrogen in a substrate or the like. Thus, the insulating layer can form an apparent SOI substrate. In this case, the semiconductor substrate has no need to contain oxygen therein.
  • Incidentally, various insulating isolation structures can be formed by the substrates as manufactured in the above-described embodiments. Examples are shown in FIGS. 13A to 13E, in which a substrate having a PN junction as described in the third embodiment is used, but the other substrates in the other embodiments can also be used as well.
  • For example, as shown in FIG. 13A, a well-isolation structure is formed by forming a well layer 110 in the n− type epitaxial layer with an inverse conductive type to that of the epitaxial layer 22 to contact the semi-insulating substrate 21. Otherwise, as shown in FIG. 13B, a trench isolation structure can be formed by forming a trench 111 in the epitaxial layer 22 so that the trench reaches the semi-insulating substrate 21, and by filling the trench 111 with an insulating film 112. Otherwise, as shown in FIG. 13C, a well-trench isolation structure can be formed by combining the structures shown in FIGS. 13A and 13B. As shown in FIG. 13D, a double-trench isolation structure may be formed, in which two trenches each of which is similar to that shown in FIG. 13B are formed adjacently to each other. FIG. 13E shows a double-trench isolation structure in which a region interposed between two trenches is made a well layer 113 having the same conductivity type as that of the semi-insulating substrate 21, and the well layer 113 is grounded for parasitic removal.
  • While the present invention has been shown and described with reference to the foregoing preferred embodiments, it will be apparent to those skilled in the art that changes in form and detail may be made therein without departing from the scope of the invention as defined in the appended claims.

Claims (16)

1-14. (canceled)
15. A method for manufacturing a semiconductor substrate, comprising:
preparing a base wafer and a bonding wafer each having a mirror-finished principal surface, one of the base wafer and the bonding wafer being composed of a semiconductor substrate containing oxygen at a high concentration or a semi-insulating semiconductor substrate having a high resistance;
forming an oxide film on the mirror-finished principal surface of one of the base wafer and the bonding wafer;
bonding the base wafer and the bonding wafer with the respective mirror-finished principal surfaces facing each other with the oxide film interposed therebetween; and
grinding and polishing a back surface of the bonding wafer at an opposite side of the base wafer to form an SOI layer on the base wafer through the oxide film.
16. The method according to claim 15, wherein:
when the bonding wafer is composed of the semiconductor wafer containing oxygen at the high concentration or the semi-insulating semiconductor substrate, after grinding and polishing the bonding wafer to form the SOI layer, a heat treatment is performed to the SOI layer on the base wafer in a hydrogen atmosphere to outwardly diffuse oxygen on a surface of the SOI layer and to form a gettering site at a bonding interface.
17. A method for manufacturing an SOI substrate, comprising:
ion-implanting an element into a high resistance semiconductor substrate to form a deposition nuclear layer by the element, the deposition nuclear layer having a plurality of nuclei for deposition and extending at a depth from a surface of the semiconductor substrate, the semiconductor substrate containing oxygen at a high concentration; and
performing a heat treatment to the semiconductor substrate to form an oxide layer in the semiconductor substrate by making the oxygen, contained in the semiconductor substrate, deposit using the plurality of nuclei in the deposition nuclear layer.
18. The method according to claim 17, wherein the element is one selected from a group consisting of oxygen, nitrogen, silicon, carbon, and fluorine.
19. The method according to claim 17, wherein the heat treatment is performed at a temperature higher than about 1000° C. in an atmosphere containing at least one of oxygen and nitrogen mainly.
20. The method according to claim 17, further comprising forming a semiconductor layer on the surface of the semiconductor substrate by epitaxial growth, after the oxide layer is formed in the semiconductor substrate.
21. A semiconductor substrate comprising:
a substrate containing oxygen at a high concentration;
a semiconductor layer epitaxially grown on the substrate; and
an oxide layer deposited at an interface between the substrate and the semiconductor layer.
22. A semiconductor substrate comprising:
a semi-insulating substrate having a high resistance; and
a semiconductor layer epitaxially grown on the semi-insulating substrate.
23. The semiconductor substrate according to claim 22, wherein the semi-insulating substrate has a minority carrier lifetime less than about 1×10−8 sec.
24. The semiconductor substrate according to claim 22, wherein the semi-insulating substrate contains an impurity that forms a deep trap level in a band gap.
25. The semiconductor substrate according to claim 22, wherein the semi-insulating substrate has a conductivity type reverse to a conductivity type of the semiconductor layer.
26. A semiconductor substrate comprising:
a first wafer composed of one of a substrate containing oxygen at a high concentration and a semi-insulating substrate having a high resistance;
a second wafer bonded to the first wafer; and
an oxide film interposed between the first wafer and the second wafer.
27. The semiconductor substrate according to claim 26, wherein a gettering site is formed in the first wafer at a side of the oxide film.
28. The semiconductor substrate according to claim 27, wherein the first wafer forms an SOI layer disposed on the second wafer through the oxide film.
29. The semiconductor substrate according to claim 26, wherein the second wafer forms an SOI layer disposed on the first wafer through the oxide film.
US11/783,765 1999-11-17 2007-04-12 Method for manufacturing semiconductor substrate Expired - Fee Related US7754580B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/783,765 US7754580B2 (en) 1999-11-17 2007-04-12 Method for manufacturing semiconductor substrate

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
JP11-326934 1999-11-17
JP32693499 1999-11-17
JP2000-333286 2000-10-31
JP2000333286A JP4765157B2 (en) 1999-11-17 2000-10-31 Manufacturing method of semiconductor substrate
US09/713,018 US6676748B1 (en) 1999-11-17 2000-11-16 Method for manufacturing semiconductor substrate
US10/716,606 US7220654B2 (en) 1999-11-17 2003-11-20 Method for manufacturing semiconductor substrate
US11/783,765 US7754580B2 (en) 1999-11-17 2007-04-12 Method for manufacturing semiconductor substrate

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/716,606 Division US7220654B2 (en) 1999-11-17 2003-11-20 Method for manufacturing semiconductor substrate

Publications (2)

Publication Number Publication Date
US20070194413A1 true US20070194413A1 (en) 2007-08-23
US7754580B2 US7754580B2 (en) 2010-07-13

Family

ID=26572340

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/713,018 Expired - Lifetime US6676748B1 (en) 1999-11-17 2000-11-16 Method for manufacturing semiconductor substrate
US10/716,606 Expired - Fee Related US7220654B2 (en) 1999-11-17 2003-11-20 Method for manufacturing semiconductor substrate
US11/783,765 Expired - Fee Related US7754580B2 (en) 1999-11-17 2007-04-12 Method for manufacturing semiconductor substrate

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/713,018 Expired - Lifetime US6676748B1 (en) 1999-11-17 2000-11-16 Method for manufacturing semiconductor substrate
US10/716,606 Expired - Fee Related US7220654B2 (en) 1999-11-17 2003-11-20 Method for manufacturing semiconductor substrate

Country Status (3)

Country Link
US (3) US6676748B1 (en)
EP (1) EP1102314A3 (en)
JP (1) JP4765157B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100167425A1 (en) * 2008-12-25 2010-07-01 Sumco Corporation Method of producing bonded silicon wafer

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7494901B2 (en) * 2002-04-05 2009-02-24 Microng Technology, Inc. Methods of forming semiconductor-on-insulator constructions
US6794227B2 (en) 2002-06-28 2004-09-21 Seh America, Inc. Method of producing an SOI wafer
KR100473476B1 (en) * 2002-07-04 2005-03-10 삼성전자주식회사 Semiconductor device and Method of manufacturing the same
JP2004111722A (en) * 2002-09-19 2004-04-08 Toshiba Corp Semiconductor device
US7670936B1 (en) * 2002-10-18 2010-03-02 Advanced Micro Devices, Inc. Nitridation of gate oxide by laser processing
CN100472001C (en) * 2003-02-25 2009-03-25 株式会社上睦可 Silicon wafer, process for producing the same and method of growing silicon single crystal
CN100342492C (en) * 2003-03-14 2007-10-10 中国科学院上海微系统与信息技术研究所 Preparation for silicon material on thick film insulative layers
JP2004311891A (en) * 2003-04-10 2004-11-04 Seiko Instruments Inc Semiconductor device
US7045432B2 (en) * 2004-02-04 2006-05-16 Freescale Semiconductor, Inc. Method for forming a semiconductor device with local semiconductor-on-insulator (SOI)
JP4974474B2 (en) 2004-06-22 2012-07-11 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
KR100640628B1 (en) * 2005-01-10 2006-10-31 삼성전자주식회사 Method for forming self-aligned contact plug of semiconductor device
US20060205192A1 (en) * 2005-03-09 2006-09-14 Varian Semiconductor Equipment Associates, Inc. Shallow-junction fabrication in semiconductor devices via plasma implantation and deposition
US7071010B1 (en) * 2005-05-10 2006-07-04 Hitachi Global Storage Technologies Netherlands B.V. Methods of making a three terminal magnetic sensor having a collector region electrically isolated from a carrier substrate body
JP2007067012A (en) * 2005-08-29 2007-03-15 Matsushita Electric Ind Co Ltd Semiconductor device
US7268028B1 (en) 2006-04-17 2007-09-11 International Business Machines Corporation Well isolation trenches (WIT) for CMOS devices
US20080238417A1 (en) * 2007-03-29 2008-10-02 Canon Denshi Kabushiki Kaisha Magnetic substance detection sensor and magnetic substance detecting apparatus
ITMI20080562A1 (en) * 2008-04-01 2009-10-02 St Microelectronics Srl MOLD WITH NANOMETRIC CHARACTERISTICS, METHOD OF REALIZATION OF SUCH MOLD AND RELATED USE IN A METHOD OF REALIZING A CARBON NANOTUBI ARRAY
US8664746B2 (en) * 2011-09-20 2014-03-04 Stmicroelectronics Pte. Ltd. Gettering method for dielectrically isolated devices
FI128442B (en) 2017-06-21 2020-05-15 Turun Yliopisto Silicon-on-insulator with crystalline silicon oxide
CN115513172B (en) * 2022-11-22 2023-04-28 广东芯粤能半导体有限公司 Semiconductor structure and preparation method thereof

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4376138A (en) * 1982-01-04 1983-03-08 Bell Telephone Laboratories, Incorporated Optical waveguides in InGaAsP and InP
US4401506A (en) * 1980-11-19 1983-08-30 Tokyo Shibaura Denki Kabushiki Kaisha Process for producing semiconductor device
US4459159A (en) * 1982-09-29 1984-07-10 Mara William C O Method for making semi-insulating substrate by post-process heating of oxygenated and doped silicon
US4469527A (en) * 1981-06-19 1984-09-04 Tokyo University Method of making semiconductor MOSFET device by bombarding with radiation followed by beam-annealing
US4834809A (en) * 1984-11-19 1989-05-30 Sharp Kabushiki Kaisha Three dimensional semiconductor on insulator substrate
US5021361A (en) * 1986-02-18 1991-06-04 Kabushiki Kaisha Toshiba Method for making a field effect transistor integrated with an opto-electronic device
US5115283A (en) * 1989-06-06 1992-05-19 Thomson-Csf Optoelectronic device on semi-insulator substrate and methods for making such a device
US5141879A (en) * 1989-08-28 1992-08-25 Herbert Goronkin Method of fabricating a FET having a high trap concentration interface layer
US5144377A (en) * 1991-04-04 1992-09-01 University Of Delaware High-speed heterojunction light-emitting diode
US5238875A (en) * 1990-09-06 1993-08-24 Shin-Etsu Handotai Co., Ltd. Method of producing a bonded wafer
US5611855A (en) * 1995-01-31 1997-03-18 Seh America, Inc. Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth
US5734195A (en) * 1993-03-30 1998-03-31 Sony Corporation Semiconductor wafer for epitaxially grown devices having a sub-surface getter region
US5742093A (en) * 1995-06-30 1998-04-21 Nec Corporation Frequency compensator
US5930642A (en) * 1997-06-09 1999-07-27 Advanced Micro Devices, Inc. Transistor with buried insulative layer beneath the channel region
US5939770A (en) * 1997-08-29 1999-08-17 Kabushiki Kaisha Toshiba Semiconductor device and its manufacturing method

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56164547A (en) * 1980-05-21 1981-12-17 Fujitsu Ltd Semiconductor measurement
JPS59188925A (en) * 1983-04-12 1984-10-26 Toshiba Corp Manufacture of semiconductor device
JPS62190756A (en) * 1986-02-18 1987-08-20 Toshiba Corp Photo-electron integrated element and manufacture thereof
JPS6329937A (en) 1986-07-23 1988-02-08 Sony Corp Semiconductor substrate
JPS6411316A (en) 1987-07-03 1989-01-13 Sanyo Electric Co Formation of soi structure
JPH0721855Y2 (en) 1987-07-10 1995-05-17 日産自動車株式会社 Catalytic converter device
JPH01290229A (en) 1988-05-18 1989-11-22 Meidensha Corp Semiconductor wafer
JPH0237771A (en) * 1988-07-28 1990-02-07 Fujitsu Ltd Soi substrate
JPH0246770A (en) * 1988-08-08 1990-02-16 Seiko Epson Corp Semiconductor device
JPH02189930A (en) * 1989-01-18 1990-07-25 Nec Corp Manufacture of bipolar transistor
JPH02237033A (en) * 1989-03-09 1990-09-19 Nissan Motor Co Ltd Manufacture of semiconductor substrate
JPH0384931A (en) * 1989-08-29 1991-04-10 Sony Corp Gettering of semiconductor substrate
JP2801704B2 (en) 1989-12-11 1998-09-21 株式会社東芝 Semiconductor substrate manufacturing method
JPH0479372A (en) * 1990-07-23 1992-03-12 Nissan Motor Co Ltd Manufacture of semiconductor substrate
JPH0493031A (en) * 1990-08-09 1992-03-25 Nec Corp Semiconductor silicon substrate
JP3618105B2 (en) * 1991-03-07 2005-02-09 株式会社日本自動車部品総合研究所 Manufacturing method of semiconductor substrate
JP3217089B2 (en) * 1991-08-23 2001-10-09 富士通株式会社 SOI wafer and method for manufacturing the same
JP3218374B2 (en) * 1992-04-13 2001-10-15 株式会社ジャパンエナジー Evaluation method for InP semiconductor surface and interface
JP2807614B2 (en) 1993-03-26 1998-10-08 三菱マテリアル株式会社 Manufacturing method of SOI wafer
JPH0837286A (en) * 1994-07-21 1996-02-06 Toshiba Microelectron Corp Semiconductor substrate and manufacture thereof
JPH1041241A (en) * 1996-07-26 1998-02-13 Sharp Corp Manufacturing method of semiconductor device
JPH114028A (en) * 1997-06-11 1999-01-06 Hitachi Cable Ltd Compound semiconductor element and manufacture thereof

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4401506A (en) * 1980-11-19 1983-08-30 Tokyo Shibaura Denki Kabushiki Kaisha Process for producing semiconductor device
US4469527A (en) * 1981-06-19 1984-09-04 Tokyo University Method of making semiconductor MOSFET device by bombarding with radiation followed by beam-annealing
US4376138A (en) * 1982-01-04 1983-03-08 Bell Telephone Laboratories, Incorporated Optical waveguides in InGaAsP and InP
US4459159A (en) * 1982-09-29 1984-07-10 Mara William C O Method for making semi-insulating substrate by post-process heating of oxygenated and doped silicon
US4834809A (en) * 1984-11-19 1989-05-30 Sharp Kabushiki Kaisha Three dimensional semiconductor on insulator substrate
US5021361A (en) * 1986-02-18 1991-06-04 Kabushiki Kaisha Toshiba Method for making a field effect transistor integrated with an opto-electronic device
US5115283A (en) * 1989-06-06 1992-05-19 Thomson-Csf Optoelectronic device on semi-insulator substrate and methods for making such a device
US5141879A (en) * 1989-08-28 1992-08-25 Herbert Goronkin Method of fabricating a FET having a high trap concentration interface layer
US5238875A (en) * 1990-09-06 1993-08-24 Shin-Etsu Handotai Co., Ltd. Method of producing a bonded wafer
US5144377A (en) * 1991-04-04 1992-09-01 University Of Delaware High-speed heterojunction light-emitting diode
US5734195A (en) * 1993-03-30 1998-03-31 Sony Corporation Semiconductor wafer for epitaxially grown devices having a sub-surface getter region
US5611855A (en) * 1995-01-31 1997-03-18 Seh America, Inc. Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth
US5961713A (en) * 1995-01-31 1999-10-05 Seh America, Inc. Method for manufacturing a wafer having a microdefect-free layer of a precisely predetermined depth
US5742093A (en) * 1995-06-30 1998-04-21 Nec Corporation Frequency compensator
US5930642A (en) * 1997-06-09 1999-07-27 Advanced Micro Devices, Inc. Transistor with buried insulative layer beneath the channel region
US5939770A (en) * 1997-08-29 1999-08-17 Kabushiki Kaisha Toshiba Semiconductor device and its manufacturing method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100167425A1 (en) * 2008-12-25 2010-07-01 Sumco Corporation Method of producing bonded silicon wafer
US7955874B2 (en) * 2008-12-25 2011-06-07 Sumco Corporation Method of producing bonded silicon wafer

Also Published As

Publication number Publication date
EP1102314A2 (en) 2001-05-23
US7220654B2 (en) 2007-05-22
EP1102314A3 (en) 2005-08-03
US7754580B2 (en) 2010-07-13
JP2001210811A (en) 2001-08-03
JP4765157B2 (en) 2011-09-07
US6676748B1 (en) 2004-01-13
US20040108566A1 (en) 2004-06-10

Similar Documents

Publication Publication Date Title
US7754580B2 (en) Method for manufacturing semiconductor substrate
JP3544833B2 (en) Semiconductor device and manufacturing method thereof
KR100243715B1 (en) Cmos structure with fets having isolated wells with merged depletions and methods of making same
US7842940B2 (en) Structure and method to form semiconductor-on-pores (SOP) for high device performance and low manufacturing cost
US6946364B2 (en) Integrated circuit having a device wafer with a diffused doped backside layer
US6774435B1 (en) Semiconductor wafer and semiconductor device comprising gettering layer
JP2004515915A (en) Substrate wafer layer
CN1828908A (en) Semiconductor structure and method for manufacturing semiconductor structure
JPH0671043B2 (en) Method for manufacturing silicon crystal structure
JPS62219943A (en) Formation of insulated isolation region
JP2000196103A (en) Soi element and its manufacture
US5457339A (en) Semiconductor device for element isolation and manufacturing method thereof
US6281593B1 (en) SOI MOSFET body contact and method of fabrication
US5907168A (en) Low noise Ge-JFETs
US7524710B2 (en) Radiation-hardened silicon-on-insulator CMOS device, and method of making the same
US7560312B2 (en) Void formation for semiconductor junction capacitance reduction
US20050217566A1 (en) Method for producing one or more monocrystalline layers, each with a different lattice structure, on one plane of a series of layers
JP3901957B2 (en) Semiconductor substrate manufacturing method and semiconductor device manufactured by the method
JPH0817841A (en) Manufacture of semiconductor substrate and semiconductor device
JPH10189609A (en) Semiconductor device and manufacturing method thereof
JP5051293B2 (en) Manufacturing method of semiconductor substrate
JP3243071B2 (en) Dielectric separated type semiconductor device
JP2000332021A (en) Soi substrate and manufacture thereof, and semiconductor device and manufacture thereof
JP3084523B2 (en) Method for manufacturing semiconductor device
US7795095B2 (en) Method of producing semiconductor device

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.)

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20180713