TW359019B - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- TW359019B TW359019B TW085106108A TW85106108A TW359019B TW 359019 B TW359019 B TW 359019B TW 085106108 A TW085106108 A TW 085106108A TW 85106108 A TW85106108 A TW 85106108A TW 359019 B TW359019 B TW 359019B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor device
- forming
- formed along
- external edge
- chip formed
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/645—Inductive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10162—Shape being a cuboid with a square active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A semiconductor device, including: external edge on the surface of the chip formed along the IC, for forming the circular conductor.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20683795 | 1995-06-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW359019B true TW359019B (en) | 1999-05-21 |
Family
ID=16529892
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW085106108A TW359019B (en) | 1995-06-08 | 1996-05-23 | Semiconductor device |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU5844296A (en) |
TW (1) | TW359019B (en) |
WO (1) | WO1996042110A1 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0862214A1 (en) * | 1997-02-28 | 1998-09-02 | TELEFONAKTIEBOLAGET L M ERICSSON (publ) | An integrated circuit having a planar inductor |
DE19910983A1 (en) * | 1999-03-12 | 2000-09-21 | Bosch Gmbh Robert | Device and method for determining the lateral undercut of a structured surface layer |
JP5403903B2 (en) | 2007-12-04 | 2014-01-29 | ルネサスエレクトロニクス株式会社 | Semiconductor device, manufacturing method thereof, and signal transmission / reception method using the semiconductor device |
JP5578797B2 (en) | 2009-03-13 | 2014-08-27 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP6059950B2 (en) * | 2012-10-24 | 2017-01-11 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP5756506B2 (en) * | 2013-10-29 | 2015-07-29 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP2014064015A (en) * | 2013-11-06 | 2014-04-10 | Renesas Electronics Corp | Semiconductor device |
JP5990617B2 (en) * | 2015-04-07 | 2016-09-14 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59181046A (en) * | 1983-03-31 | 1984-10-15 | Toshiba Corp | Semiconductor integrated circuit |
JPS63279620A (en) * | 1987-05-12 | 1988-11-16 | Matsushita Electric Ind Co Ltd | High frequency semiconductor device |
JPH03263366A (en) * | 1990-03-13 | 1991-11-22 | Fujitsu Ltd | Semiconductor device and manufacture thereof |
-
1996
- 1996-05-23 TW TW085106108A patent/TW359019B/en active
- 1996-05-29 AU AU58442/96A patent/AU5844296A/en not_active Abandoned
- 1996-05-29 WO PCT/JP1996/001444 patent/WO1996042110A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
AU5844296A (en) | 1997-01-09 |
WO1996042110A1 (en) | 1996-12-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW340257B (en) | Semiconductor device and process thereof | |
EP0734065A3 (en) | Chip sized semiconductor device | |
AU2209492A (en) | Process for flip chip connecting semiconductor chip | |
EP0654830A3 (en) | Semiconductor integrated circuit device. | |
HK1004872A1 (en) | Leadframe for an integrated circuit device | |
AU5682898A (en) | Device for processing semiconductor wafers | |
EP0603514A3 (en) | Method for thinning a semiconductor wafer. | |
AU7096696A (en) | Semiconductor device, process for producing the same, and packaged substrate | |
TW334631B (en) | Semiconductor IC apparatus | |
EP0611129A3 (en) | Embedded substrate for integrated circuit modules. | |
TW352449B (en) | Method and apparatus for making single chip, contactless window ROM | |
EP0645811A3 (en) | Semiconductor device having semiconductor chip with backside electrode. | |
EP1037272A4 (en) | Soi substrate and process for preparing the same, and semiconductor device and process for preparing the same | |
EP0608051A3 (en) | Resin-sealed semiconductor device. | |
EP0591900A3 (en) | Resin-sealed semiconductor device. | |
EP0463545A3 (en) | Substrate bias generator for semiconductor devices | |
EP0621633A3 (en) | Leadframe for integrated circuits. | |
EP0573965A3 (en) | Semiconductor device having bonding optional circuit. | |
EP0663699A3 (en) | Manufacturing method of an opto-electric semiconductor device. | |
EP0632499A3 (en) | Substrate for semiconductor device. | |
EP0625822A3 (en) | Semiconductor integrated circuit. | |
EP0635852A3 (en) | Semiconductor ceramic device. | |
TW359019B (en) | Semiconductor device | |
IT8323707A0 (en) | WIRING SUBSTRATE, PROCEDURE FOR ITS MANUFACTURE, AND SEMICONDUCTOR DEVICE USING THE SUBSTRATE ITSELF. | |
EP0625824A3 (en) | Semiconductor integrated circuit device. |