KR20150063734A - Semiconductor device with the voltage trimming device - Google Patents

Semiconductor device with the voltage trimming device Download PDF

Info

Publication number
KR20150063734A
KR20150063734A KR1020130148457A KR20130148457A KR20150063734A KR 20150063734 A KR20150063734 A KR 20150063734A KR 1020130148457 A KR1020130148457 A KR 1020130148457A KR 20130148457 A KR20130148457 A KR 20130148457A KR 20150063734 A KR20150063734 A KR 20150063734A
Authority
KR
South Korea
Prior art keywords
trimming
voltage
signal generating
unit
trimming signal
Prior art date
Application number
KR1020130148457A
Other languages
Korean (ko)
Inventor
김도균
차훈용
Original Assignee
에스케이하이닉스 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 에스케이하이닉스 주식회사 filed Critical 에스케이하이닉스 주식회사
Priority to KR1020130148457A priority Critical patent/KR20150063734A/en
Publication of KR20150063734A publication Critical patent/KR20150063734A/en

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18—Auxiliary circuits, e.g. for writing into memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A semiconductor device according to the present technology includes a trimming signal generating unit and a voltage trimming unit. The trimming signal generating unit includes a first trimming signal generating unit and a second trimming signal generating unit which is electrically connected to the first trimming signal generating unit through a wire. The voltage trimming unit is arranged between the first trimming signal generating unit and the second trimming signal generating unit.

Description

TECHNICAL FIELD [0001] The present invention relates to a semiconductor device including a voltage trimming device,

The present invention relates to a semiconductor device, and more particularly to a semiconductor device including a voltage trimming device for trimming a voltage level.

Generally, a voltage generating circuit that generates a constant voltage is employed in a semiconductor device. The level of the voltage output from the voltage generating circuit must be matched to the target level, which may vary due to various factors such as process process or equipment error, device model parameter inaccuracy, and the like.

Therefore, level adjustment is required to set the output level to the target voltage level, and such level adjustment can be achieved through the voltage trimming apparatus.

1 is a circuit diagram showing a conventional voltage trimming apparatus.

Referring to FIG. 1, a conventional voltage trimming apparatus includes a voltage generator 10 for generating a first voltage VREF0, a plurality of trimming circuits TRMN <1: n> A trimming signal generator 20 for activating one trimming signal TRMN <i>, a plurality of dividing voltages DIV_VREF0 <1: n> by receiving a first voltage VREF0, And a voltage trimming unit 30 for outputting the divided voltage (DIV_VREF0 <1: n>) as a supply voltage VREF in response to the control signal TRMN <1: n>.

Where n is a natural number greater than 1, and i is a natural number between 1 and n.

2 is a layout diagram of a conventional voltage trimming apparatus.

Referring to FIG. 2, the trimming signal generating unit 20 may include a first trimming signal generating unit 21 and a second trimming signal generating unit 23 which are spaced apart from each other. The trimming signal generators 21 and 23 may be connected to each other through a wiring 25 and the trimming signal generators 21 and 23 may be formed in the same well.

The voltage trimming unit 30 is electrically connected to the wiring 25 connecting the trimming signal generating units 21 and 23 through the plurality of conductive lines 40.

A plurality of conductive lines 40 are disposed between the trimming signal generators 21 and 23 as shown and extend to the voltage trimming unit 30. [ However, the voltage trimming unit 30 is disposed in a space other than the space between the trimming signal generators 21 and 23.

The arrangement of the voltage trimming unit 30 is such that the plurality of conductive lines 40 connecting the wiring 25 connecting the trimming signal generating units 21 and 23 and the voltage trimming unit 30 are extended Thereby causing the loading of the conductive line 40 to increase.

Since the voltage trimming unit 30 is disposed in a space other than the space between the trimming signal generators 21 and 23 as described above, Which causes a large increase in the occupied area of the semiconductor device including the voltage trimming device.

An embodiment of the present invention relates to a semiconductor device capable of reducing an increase in loading of a conductive line through a change in position of a voltage trimming portion or reducing an area occupied by a semiconductor device.

A semiconductor device according to an embodiment of the present invention includes a trimming signal generator for outputting a plurality of trimming signals, a voltage generator for receiving a first voltage, and a voltage trimming unit for outputting a supply voltage to the output node in response to the trimming signal Wherein the trimming signal generating unit includes a first trimming signal generating unit and a second trimming signal generating unit electrically connected to the first trimming signal generating unit through a first wiring, And is disposed between the first trimming signal generating unit and the second trimming signal generating unit.

According to this technique, since the voltage trimming unit is disposed in the space between the first and second trimming signal generating units, the length of the trimming signal generated by the first and second trimming signal generating units is shortened to the voltage trimming unit, .

According to this technology, as the voltage trimming portion is disposed in the space between the first and second trimming signal generating portions, the space occupation due to the voltage trimming portion is reduced, and the total occupied area of the semiconductor device can be reduced.

Figure 1 is a schematic block diagram of a conventional voltage trimming apparatus.
2 is a layout diagram of a conventional voltage trimming apparatus.
3 is a block diagram of a voltage trimming apparatus according to an embodiment of the present invention.
4 is a layout diagram of a voltage trimming apparatus according to an embodiment of the present invention.

Hereinafter, preferred embodiments of the present invention will be described with reference to the accompanying drawings. However, the present invention is not limited to the embodiments described herein but may be embodied in other forms. And a known configuration irrelevant to the gist of the present invention may be omitted. It should be noted that, in the case of adding the reference numerals to the constituent elements of the drawings, the same constituent elements have the same number as much as possible even if they are displayed on different drawings.

3 to 4, a voltage trimming apparatus for a semiconductor device according to an embodiment of the present invention includes a voltage generating unit 110 for generating a first voltage VREF0; A trimming signal generator 120 for outputting a plurality of trimming signals TRMN <1: n> and activating one trimming signal TRMN <i> in response to a specific mode; 1>: n>) in response to the trimming signal TRMN <1: n> and outputs the divided voltage DIV_VREF0 <1: n> in response to the trimming signal TRMN < And a voltage trimming unit 130 for outputting the voltage to the supply voltage VREF.

N is a natural number of 1 or more, and i is a natural number of 1 to n.

The voltage generating unit 110 generates the first voltage VREF0 as described above.

At this time, in the embodiment of the present invention, the voltage generator 110 generates the first voltage VREF0 and the voltage trimming unit 130 divides the first voltage VREF0 to output the supply voltage VREF Although described as an example, the level of the output voltage can vary depending on the designer's purpose. That is, in the present invention, the output voltage is not limited to a specific voltage.

The trimming signal generating unit 120 may include a first trimming signal generating unit 121 and a second trimming signal generating unit 123 that are spaced apart from each other. Each of the trimming signal generators 121 and 123 may be interconnected via a wire 125.

Each of the trimming signal generators 121 and 123 includes a plurality of fuse units 1210-1 to 1210-n for cutting a fuse in response to a specific mode setting signal and a plurality of fuse units 1210-1 to 1210- n), and outputs a trimming signal TRMN < 1: n >.

The voltage trimming unit 130 includes a voltage divider 131 for dividing the first voltage VREF0 and outputting a plurality of divided voltages DIV_VREF0 <1: n>, and a trimming signal TRMN <1: n> And a voltage transfer unit 133 for transferring the distribution voltage DIV_VREF0 <1: n> to the output node NODE_OUT in response to outputting the reference voltage VREF.

The voltage divider 131 includes a plurality of first resistors R1 connected in series between the input terminal of the first voltage VREF0 and the ground voltage terminal VSS to distribute the first voltage VREF0.

The distribution voltage DIV_VREF0 < 1: n > is output at the connection end between the first resistive elements R1.

The voltage transfer unit 133 includes a plurality of switching elements for transferring the distribution voltage DIV_VREF0 <1: n> to the output node NODE_OUT in response to the trimming signals TRMN <1: n>, for example, And a PMOS transistor P1.

The output node NODE_OUT outputs the distribution voltage DIV_VREF0 <1: n> transmitted through the voltage transfer unit 133 as the reference voltage VREF.

The voltage trimming unit 130 may be arranged in a space between the first trimming signal generating unit 121 and the second trimming signal generating unit 123 as shown in FIG. The voltage trimming unit 130 may be electrically connected to the wiring 125 that electrically connects the first and second trimming signal generators 121 and 123 to the wirings receiving the TRMN <1: n>.

The output wiring of the voltage trimming unit 130 is not electrically connected to the wiring 125 connecting the trimming signal generating units 121 and 123 but is connected to the wiring 125 of each trimming signal generating unit 121 and 123 And may be electrically connected to the wiring 125 through at least one conductive line 140 connected thereto.

In other words, at least one conductive line 140 electrically connected to the voltage trimming unit 130 may be provided in the space between the trimming signal generating units 121 and 123 according to the position of the voltage trimming unit 130 .

The operation of the voltage trimming apparatus according to the embodiment of the present invention will now be described.

The voltage generator 110 generates a constant first voltage VREF0 and the trimming signal generator 120 generates one signal TRMNM <i> of the trimming signals TRMN <1: n> And outputs it. For example, the reference used to generate the trimming signal TRMN < i > and the bulk voltage VBB activated in the mode for generating the reference voltage VREF used to generate the high potential voltage VPP, The trimming signals TRMN < i > activated in the mode for generating the voltage VREF are different from each other.

The voltage trimming unit 130 divides the first voltage VREF0 to generate a plurality of divided voltages DIV_VREF0 <1: n> and outputs the divided voltages DIV_VREF0 <1: n> in response to the trimming signals TRMN < : n >) to the reference voltage VREF.

More specifically, in response to the specific mode, the fuses included in the specific fuse unit 1210-i among the plurality of fuse units 1210-1 to 1210-n are cut, and the fuse units 1210-1 to 1210-n Is decoded by the decoding unit 1220 and a plurality of trimming signals TRMN <1: n> are output. At this time, one of the plurality of trimming signals TRMN <1: n> (TRMN <i>) is activated.

The voltage distributor 131 generates a plurality of distribution voltages DIV_VREF0 < 1: n > in response to the resistance ratio of the plurality of resistive elements R1, and the voltage transfer unit 133 generates a trimming signal (VREF) to the output node (NODE_OUT) in response to the enable signal (TRMN <i>).

Therefore, in the embodiment of the present invention, since the voltage trimming unit 130 is disposed in the space between the first and second trimming signal generators 121 and 123 as described above, the voltage trimming unit 130 is generated in the first and second trimming signal generators 121 and 123 The length of the trimming signal transmitted to the voltage trimming unit 130 is shortened and the line loading is reduced.

Since the voltage trimming unit 130 is disposed in the space between the first and second trimming signal generating units 121 and 123 as described above, the voltage trimming unit 130 is disposed in a space other than the space between the first and second trimming signal generating units The actual occupied area of the semiconductor device including the voltage trimming device can be reduced unlike the related art.

It will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims. It is therefore to be understood that the embodiments described above are to be considered in all respects only as illustrative and not restrictive. The scope of the present invention is defined by the appended claims rather than the detailed description, and all changes or modifications derived from the meaning and scope of the claims and their equivalents are to be construed as being included within the scope of the present invention do.

110: Voltage generation unit 120: Trimming signal generation unit
121: First trimming signal generating unit 123: Second trimming signal generating unit
125: wiring 130: voltage trimming part
131: voltage distributor 133: voltage distributor
140: Challenge line

Claims (5)

1. A semiconductor device comprising: a trimming signal generating unit for outputting a plurality of trimming signals; and a voltage trimming unit for receiving a first voltage and outputting a supply voltage to an output node in response to the trimming signal,
Wherein the trimming signal generating unit includes a first trimming signal generating unit and a second trimming signal generating unit electrically connected to the first trimming signal generating unit through a first wiring,
Wherein the voltage trimming section is disposed between the first trimming signal generating section and the second trimming signal generating section. The method according to claim 1,
Wherein the voltage trimming section is electrically connected directly to the first wiring, the first trimming signal generating section, and the second trimming signal generating section, the second wiring receiving the trimming signal. The method according to claim 1,
Wherein the trimming signal generating unit comprises:
A plurality of fuse units for cutting the fuse in response to the specific mode,
And a decoding unit decoding the output signal of the fuse unit and outputting the trimming signal. The method according to claim 1,
The voltage-
A voltage divider dividing the first voltage and outputting a plurality of divided voltages;
And a voltage transfer unit for transferring the divided voltage to the output node in response to the trimming signal. The method according to claim 1,
A conductive line is disposed between each of the voltage trimming unit and the first and second trimming signal generators,
Wherein at least one of the trimming signals transmitted from the first trimming signal generating unit or the second trimming signal generating unit is transmitted to the voltage trimming unit via the conductive line.
KR1020130148457A 2013-12-02 2013-12-02 Semiconductor device with the voltage trimming device KR20150063734A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020130148457A KR20150063734A (en) 2013-12-02 2013-12-02 Semiconductor device with the voltage trimming device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020130148457A KR20150063734A (en) 2013-12-02 2013-12-02 Semiconductor device with the voltage trimming device

Publications (1)

Publication Number Publication Date
KR20150063734A true KR20150063734A (en) 2015-06-10

Family

ID=53505447

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020130148457A KR20150063734A (en) 2013-12-02 2013-12-02 Semiconductor device with the voltage trimming device

Country Status (1)

Country Link
KR (1) KR20150063734A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180039565A (en) * 2016-10-10 2018-04-18 에스케이하이닉스 주식회사 Trimming circuit of a voltage regulator and operating method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180039565A (en) * 2016-10-10 2018-04-18 에스케이하이닉스 주식회사 Trimming circuit of a voltage regulator and operating method thereof

Similar Documents

Publication Publication Date Title
US11686780B2 (en) Apparatus and method to debug a voltage regulator
US10530612B2 (en) Subscriber station for a bus system and method for reducing line-related emissions in a bus system
US9513333B2 (en) Test interface board and test system including the same
KR20160029392A (en) Impedance calibration circuit, semiconductor memory and memory system using the same
KR20090061278A (en) Calibration circuit of on die termination device
WO2018150737A1 (en) Insulated gate semiconductor device drive circuit
CN102591387A (en) Voltage regulator and voltage regulation method
TW201329997A (en) Multi-regulator circuit and integrated circuit including the same
US7256571B1 (en) Power supply dynamic set point circuit
EP2053487A2 (en) Electric circuit and method for designing electric circuit
KR20150063734A (en) Semiconductor device with the voltage trimming device
US9836074B2 (en) Current generation circuits and semiconductor devices including the same
EP3893079B1 (en) In-chip reference current generation circuit
US7590392B2 (en) Transmitter compensation
CN107808628A (en) For driving the method and device and computer-readable medium of several light sources
US7667531B2 (en) Signal transmission circuit
US9335777B2 (en) Voltage generation circuits and semiconductor devices including the same
US20130293276A1 (en) Avs master slave
US11209846B2 (en) Semiconductor device having plural power source voltage generators, and voltage supplying method
KR100784908B1 (en) Apparatus for trimming voltage
CN109765987B (en) Programmable chip circuit
CN112805656B (en) Current distribution circuit and storage device
US9069369B1 (en) Voltage regulator and a method to operate the voltage regulator
KR100924016B1 (en) Calibration circuit of On Die Termination Device
JP2013097751A (en) Constant current circuit

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination