JPH09330932A - Bump formation body and formation of bump - Google Patents

Bump formation body and formation of bump

Info

Publication number
JPH09330932A
JPH09330932A JP8146966A JP14696696A JPH09330932A JP H09330932 A JPH09330932 A JP H09330932A JP 8146966 A JP8146966 A JP 8146966A JP 14696696 A JP14696696 A JP 14696696A JP H09330932 A JPH09330932 A JP H09330932A
Authority
JP
Japan
Prior art keywords
sprayed
thick film
bump
plasma spraying
wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8146966A
Other languages
Japanese (ja)
Inventor
Kazufumi Yamaguchi
和文 山口
Tsutomu Mitani
力 三谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP8146966A priority Critical patent/JPH09330932A/en
Publication of JPH09330932A publication Critical patent/JPH09330932A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • H01L2224/13018Shape in side view comprising protrusions or indentations
    • H01L2224/13019Shape in side view comprising protrusions or indentations at the bonding interface of the bump connector, i.e. on the surface of the bump connector

Landscapes

  • Wire Bonding (AREA)

Abstract

PROBLEM TO BE SOLVED: To form single-layer or multilayer sprayed metal thick films in a short time by a method wherein the single-layer or multilayer sprayed metal thick films are selectively made to form on parts of an electronic component by a plasma spraying method and a bump is formed. SOLUTION: A photosensitive resist film 8 is pasted on the surface of an IC or LSI wafer subsequent to the end of a wafer process and thereafter, an exposure is performed in such a way as to open pad pattern parts to make openings 9 form in the pad parts in an area largish than a pad size. Then, Cr or Ti thin films are deposited as base metal layers 4 by a deposition method and the whole surface of the wafer is subjected to plasma spraying of Al powder by a plasma spraying method. Thereby, films are formed only on the layers 4 in the opening parts and Al sprayed thick films 6 are formed. After that, leaving as a sensitizing resist mask is intact, the whole surface of the wafer is performed a plasma spraying of Cu powder using the same plasma spraying device and Cu sprayed thick films 7 are made to deposit on the films 6.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は電子部品にバンプを
形成したバンプ形成体およびバンプの形成方法に関する
ものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a bump forming body in which bumps are formed on an electronic component and a bump forming method.

【0002】[0002]

【従来の技術】電子機器の小型、軽量、高機能化の流れ
に伴って、高密度実装の要求が高まっている。各種の高
密度実装方式のなかで、複数個の裸のLSIチップ(ベ
アチップ)を回路基板上にマウントするマルチチップモ
ジュール(MCM)が最も有望な方式である。MCMの
実用化のためにはベアチップをバンプを介して回路基板
に接続するフリップチップ接続技術のレベルアップと低
コスト化が必須である。フリップチップ接続技術とはベ
アチップを裏向けにしてバンプを介して回路基板に接続
する技術で、接続領域がチップの領域内で済み、高密度
で実装できる優れた方法である。フリップチップで重要
な役目を果たすバンプについては各種の材料、構造、形
成方法等が開発中である。
2. Description of the Related Art With the trend toward smaller, lighter and more sophisticated electronic equipment, there is an increasing demand for high-density packaging. Among various high-density mounting methods, a multi-chip module (MCM) that mounts a plurality of bare LSI chips (bare chips) on a circuit board is the most promising method. In order to put the MCM into practical use, it is essential to improve the level and cost of the flip chip connection technology for connecting a bare chip to a circuit board via bumps. The flip-chip connection technology is a technology for connecting a bare chip to the circuit board via bumps with the back side facing down, and it is an excellent method in which the connection area is within the area of the chip and high-density mounting is possible. Various materials, structures, formation methods, etc. are under development for bumps that play an important role in flip chips.

【0003】バンプ形成法には大きく分けて2種類の方
法がある。第1の方法はLSIウエハ上の各チップのパ
ッド上に一斉に下地金属層(金属の拡散を防止するバリ
アメタル層)堆積させた後、更に10〜50μmの厚さ
のハンダ層(Sn,Pb)を付けたハンダバンプ法であ
る。ハンダ層は真空蒸着法(特公昭63−4939号公
報)、電解メッキ法(特開昭63−6860号公報)ま
たはハンダボール法(特開昭64−22049号公報)
等で付ける。真空蒸着法は堆積速度が小さく、SnとP
bの合金を10μm以上の厚さに付けることは工程コス
トの面から問題である。また、電解メッキの場合、電界
分布に応じてメッキ厚が変動すること、メッキに長時間
を要すること、全パッドを電気的に接続するための共通
電極が必要であること等が問題である。ハンダボール法
の場合、粒径のそろったハンダボールが必要であり、全
パッド上にハンダボールを挿入もれなく供給することが
難しい。第2の方法はパッドに金線によるボールボンデ
ィングをし、パッド上に高さ約50μmの金ボールを形
成するもので、下地金属層が不要で通常のLSIチップ
が使えるという特徴があるが、パッド数の増大に伴って
パッド作成に要する時間が増大するという問題がある。
また、ボンディング時の衝撃によりパッド下面のアクテ
ィブ素子が破壊されるために、パッド下面にはアクティ
ブ素子を配置出来ない。
The bump forming method is roughly classified into two types. In the first method, a base metal layer (barrier metal layer for preventing metal diffusion) is simultaneously deposited on the pads of each chip on the LSI wafer, and then a solder layer (Sn, Pb) having a thickness of 10 to 50 μm is further deposited. ) Is attached to the solder bump method. The solder layer is formed by vacuum deposition (Japanese Patent Publication No. 63-4939), electrolytic plating (Japanese Patent Laid-Open No. 63-6860), or solder ball method (Japanese Patent Laid-Open No. 64-22049).
And so on. The vacuum deposition method has a low deposition rate, and Sn and P
Applying the alloy of b to a thickness of 10 μm or more is a problem in terms of process cost. Further, in the case of electrolytic plating, there are problems that the plating thickness varies depending on the electric field distribution, that the plating takes a long time, and that a common electrode for electrically connecting all pads is required. In the case of the solder ball method, solder balls having a uniform particle size are required, and it is difficult to insert the solder balls onto all the pads without fail. The second method is ball bonding with a gold wire to the pad to form a gold ball having a height of about 50 μm on the pad, which is characterized by the fact that a base metal layer is unnecessary and a normal LSI chip can be used. There is a problem that the time required to create the pads increases as the number increases.
Further, since the active element on the lower surface of the pad is destroyed by the impact during bonding, the active element cannot be arranged on the lower surface of the pad.

【0004】[0004]

【発明が解決しようとする課題】蒸着法、メッキ法で厚
さ10μm〜50μmの厚膜を形成するためには長時間
を要し、工程コストが高くなると同時に膜厚の管理が難
しい。ハンダボール法は今後の高集積化に伴うパッドピ
ッチの縮小に対応できないこと、および挿入ミスによる
歩留まり低下が問題である。ボールボンディング法はパ
ッド毎にボールボンディングするもので、高速ボンダで
も秒速6〜8パッドであり、多パッド化と共に工程コス
トが大になり量産向きでない。
It takes a long time to form a thick film having a thickness of 10 μm to 50 μm by the vapor deposition method or the plating method, which increases the process cost and makes it difficult to control the film thickness. The solder ball method is problematic in that it cannot cope with the reduction of the pad pitch due to the high integration in the future and the yield reduction due to an insertion error. In the ball bonding method, ball bonding is performed for each pad. Even with a high-speed bonder, the speed is 6 to 8 pads.

【0005】[0005]

【課題を解決するための手段】本発明においては上記の
問題を解決するために、電子部品の一部に選択的にプラ
ズマ溶射法により、単層または多層の溶射金属厚膜を形
成させてバンプを形成するようにしている。また、電子
部品の一部に選択的にプラズマ溶射法により、超塑性を
示す金属厚膜を形成し、成形して一定のバンプ形成体を
得るようにしている。
In the present invention, in order to solve the above problems, bumps are formed by selectively forming a single-layer or multi-layer sprayed metal thick film on a part of an electronic component by a plasma spraying method. To form. In addition, a metal thick film exhibiting superplasticity is selectively formed by a plasma spraying method on a part of the electronic component, and is formed to obtain a constant bump forming body.

【0006】[0006]

【発明の実施の形態】以下、本発明の実施の形態につい
て、図1から図4を用いて説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiments of the present invention will be described below with reference to FIGS.

【0007】図1は本発明のバンプ形成方法で作成した
バンプ形成体の断面図であり、(a)は溶射厚膜が単層
のものであり、金属材料としてはAlまたはCuが使え
る。(b)はAl溶射厚膜、Cu溶射厚膜の2層による
ものである。なお、バンプはSiチップ表面に設けられ
たパッド上にアレイ状またはライン状に形成される。1
はSiウエハであり、2はウエハ上に形成した蒸着Al
薄膜からなるパッド、3はSiN等のパッシベーション
膜である。SiN膜の開口部のサイズがパッドサイズで
ある。また、4は下地金属層、5はAlまたはCu溶射
厚膜である。なお、2層厚膜の場合における6はAl溶
射厚膜、7はCu溶射厚膜である。パッドを構成する蒸
着AlとCu溶射厚膜との間に溶射Alを介在させるこ
とにより、バンプのパッドへの付着力を増大させること
ができる。
FIG. 1 is a cross-sectional view of a bump forming body formed by the bump forming method of the present invention. FIG. 1A shows a single-layer sprayed thick film, and Al or Cu can be used as a metal material. (B) is based on two layers of an Al sprayed thick film and a Cu sprayed thick film. The bumps are formed in an array or line on the pads provided on the surface of the Si chip. 1
Is a Si wafer, 2 is a vapor deposited Al formed on the wafer
The thin pad 3 is a passivation film such as SiN. The size of the opening of the SiN film is the pad size. Further, 4 is a base metal layer and 5 is an Al or Cu sprayed thick film. In the case of a two-layer thick film, 6 is an Al sprayed thick film and 7 is a Cu sprayed thick film. By interposing the sprayed Al between the vapor-deposited Al forming the pad and the Cu sprayed thick film, the adhesion of the bump to the pad can be increased.

【0008】図2はAl溶射膜、Cu溶射膜2層構成の
バンプの形成工程図である。ウエハプロセス終了後のI
CまたはLSIウエハの表面に感光性レジスト膜8を貼
り付けた(図2a)後、パッドパターン部を開口するよ
うに露光することによって、パッド部にパッドサイズよ
り若干大きめの面積で開口9(図2b)させる。なお、
感光性レジスト膜8の厚さは必要とするバンプの高さと
ほぼ同程度とする。下地金属層4として蒸着法でCrま
たはTi薄膜を約1μmの厚さに堆積(図2c)させ
る。その後、プラズマ溶射装置を用いてウエハ全面にA
l粉末のプラズマ溶射を行う。溶射厚膜の特性として、
弾性のある表面(感光レジストマスク膜)では溶射粒子
が弾き飛ばされるために、開口部の下地金属層の上にの
み成膜(図4c)され、Al溶射厚膜6が形成させる。
Al溶射厚膜6の厚さは約20μmとした。その後、感
光性レジストマスクはそのままにして、同一のプラズマ
溶射装置を用いてウエハ全面にCu粉末をプラズマ溶射
し、Cu溶射厚膜7を堆積(図2d)させる。Cu溶射
厚膜7の厚さは最適のパッドの高さの条件から約50μ
mとした。図2の工程では感光性レジストのパターン形
成工程を含むが、パッドサイズと同サイズのバンプで使
用可能な場合、図示していないが、通常のIC、LSI
ウエハプロセスの最終工程におけるパッド形成用レジス
トパターンをそのまま溶射厚膜用のマスクとして用いる
ことができ、これによって(図2a〜図2c)の工程を
省略することができる。以上の説明ではバンプをウエハ
単位で一括形成しているが、ウエハをチップ単位に分割
して、チップ単位でバンプを形成することも可能であ
る。
FIG. 2 is a process drawing of a bump having a two-layer structure of an Al sprayed film and a Cu sprayed film. I after completion of wafer process
After the photosensitive resist film 8 is attached to the surface of the C or LSI wafer (FIG. 2A), the pad pattern portion is exposed so as to be exposed, so that the pad portion is opened with an area slightly larger than the pad size (see FIG. 2b) In addition,
The thickness of the photosensitive resist film 8 is approximately the same as the required bump height. As the underlying metal layer 4, a Cr or Ti thin film is deposited by evaporation to a thickness of about 1 μm (FIG. 2c). After that, the entire surface of the wafer is A
l Plasma spraying of powder is performed. As the characteristics of the sprayed thick film,
Since the sprayed particles are repelled on the elastic surface (photosensitive resist mask film), the film is formed only on the underlying metal layer in the opening (FIG. 4c), and the Al sprayed thick film 6 is formed.
The thickness of the Al sprayed thick film 6 was about 20 μm. Thereafter, with the photosensitive resist mask as it is, the same plasma spraying device is used to plasma spray Cu powder onto the entire surface of the wafer to deposit a Cu sprayed thick film 7 (FIG. 2d). The thickness of the Cu sprayed thick film 7 is about 50 μ from the optimum pad height condition.
m. The process of FIG. 2 includes a process of forming a pattern of a photosensitive resist, but if it can be used with bumps of the same size as the pad size, it is not shown in the figure but normal IC, LSI
The pad forming resist pattern in the final step of the wafer process can be used as it is as a mask for the sprayed thick film, whereby the steps (FIGS. 2a to 2c) can be omitted. In the above description, the bumps are collectively formed on a wafer basis, but it is also possible to divide the wafer into chips and form the bumps on a chip basis.

【0009】一般にフリップチップ実装ではバンプ形成
体高さの均一性は重要であり、一般に要求される±1μ
mを得るために平坦化を行う。図示していないが、平板
をウエハ上のバンプに押し当てることによってバンプ表
面を平坦化(図2e)する。その後、感光性レジスト膜
8を除去してフリップチップ用バンプ(図2f)は完成
する。最近、チップ保護のためにポリイミド膜をコーテ
ィングしたLSIが多く作られている。このような場合
はフォトレジストは要らない。ポリイミド保護膜がフォ
トレジストの代わりをする。この場合はもちろんポリイ
ミド保護膜を最後に取り除く必要はない。
Generally, in the flip-chip mounting, the uniformity of the height of the bump-formed body is important and is generally required ± 1 μm.
Planarization is performed to obtain m. Although not shown, the bump surface is flattened by pressing a flat plate against the bumps on the wafer (FIG. 2e). Then, the photosensitive resist film 8 is removed to complete the flip chip bumps (FIG. 2f). Recently, many LSIs coated with a polyimide film for chip protection have been manufactured. In such a case, no photoresist is needed. A polyimide overcoat replaces the photoresist. In this case, of course, it is not necessary to remove the polyimide protective film last.

【0010】プラズマ溶射プロセスは高速成膜が可能で
あり、厚さ10μm以上の厚膜が高速で得られる。更
に、バインダレスであること、堆積後焼成工程が不要で
あること等が長所として挙げられる。プラズマ溶射では
原料粒子の速度が大であり、高速でパッド部に衝突する
ために、パッドを形成するAl膜の表面酸化膜を突き破
って溶射厚膜が堆積され、溶射厚膜はパッド上のAl膜
と低接触抵抗の電気的接続を可能にする。また、プラズ
マ溶射法によるAl厚膜を用いた場合、ウエハ上のAl
薄膜と同一金属であるので金属拡散の影響はなく、且つ
低接触抵抗が得られることから、必ずしも下地層は必要
ではなく、工程が簡略化できる。プラズマ溶射法では感
光性レジスト上には成膜されないため、レジスト除去の
工程で開口部の溶射厚膜がはぎ取られることがなく、パ
ッド部のみに高精度で厚膜を形成することが可能にな
る。
The plasma spraying process enables high-speed film formation, and a thick film having a thickness of 10 μm or more can be obtained at high speed. Further, it is advantageous in that it is binderless and does not require a baking process after deposition. In plasma spraying, the velocity of the raw material particles is high, and since they collide with the pad portion at a high speed, the sprayed thick film is deposited by breaking through the surface oxide film of the Al film forming the pad, and the sprayed thick film is the Al film on the pad. Allows low contact resistance electrical connection to the membrane. When an Al thick film formed by plasma spraying is used, the Al on the wafer is
Since it is the same metal as the thin film, there is no influence of metal diffusion and a low contact resistance can be obtained. Therefore, an underlayer is not always necessary, and the process can be simplified. Since the plasma spray method does not form a film on the photosensitive resist, the sprayed thick film at the opening is not stripped during the resist removal process, and it is possible to form a thick film only on the pad with high accuracy. Become.

【0011】また、本発明ではバンプをつける下地にワ
イヤボンディングのように力がかからないために、バン
プ下にアクティブ素子があるようなLSIでもバンプ形
成が可能である。
Further, according to the present invention, since no force is applied to the base on which the bump is attached unlike wire bonding, it is possible to form a bump even in an LSI having an active element under the bump.

【0012】図3は本発明の第2の実施例における断面
図である。図1の場合と同一の膜には同一の番号を付し
ている。10は超塑性材料からなるプラズマ溶射厚膜で
あり、本発明では超塑性の大きさおよび超塑性温度から
材料として亜鉛/22Alを用いた。亜鉛/22Alの
超塑性温度は約250℃であり、Siウエハ上での成形
処理をするためには好都合である。この場合の製作工程
を図4に示す。ウエハプロセスの終了後、パッドパター
ン部を開口するように露光することによって、パッド部
にパッドサイズより若干大きめの面積で開口9(図4
a)させる。下地金属層4として蒸着法でCrまたはT
i薄膜を約1μmの厚さに堆積(図4b)させる。その
後、プラズマ溶射装置を用いてウエハ全面に亜鉛/22
Al粉末の溶射を行う。その結果、溶射成膜の特性とし
て、弾性のある表面では溶射粒子が弾き飛ばされるため
に、開口部の下地金属層4の上にのみ成膜(図4c)さ
れる。溶射成膜後、感光性レジスト8を除去(図4d)
し、ウエハを超塑性温度に保持し、パッド位置に合わせ
て所望の形状に彫り込んだ凹版(図示していない)を位
置合わせしてウエハに所望の圧力で押し当てる。超塑性
材料の特質から超塑性厚膜9が版に従って忠実に塑性変
形するために、所望のバンプ形状を一括して得ることが
できる。導電性樹脂またはハンダによってチップを基板
と接続をする場合、図3に示すような凸型、つまり2段
突起型のバンプ形状にすることによって、1段目の突起
上に導電性樹脂の溜め部分できるために、余分な樹脂ま
たはハンダが広がらず、高精度な実装が可能になる。超
塑性を示す材料としては本実施例の他に、ビスマス/S
n合金、鉛/Sn合金、Mg/Al合金なども使用可能
であると考えられるが、ビスマス/Snと鉛/Snは超
塑性温度が低すぎ、またMg/Alは超塑性温度が高す
ぎて使いにくい。
FIG. 3 is a sectional view of the second embodiment of the present invention. The same film as in FIG. 1 is given the same number. Reference numeral 10 is a plasma sprayed thick film made of a superplastic material. In the present invention, zinc / 22Al was used as a material because of its superplasticity and superplastic temperature. The superplastic temperature of zinc / 22Al is about 250 ° C., which is convenient for forming on a Si wafer. The manufacturing process in this case is shown in FIG. After the wafer process is completed, the pad pattern portion is exposed so that it is opened, so that an opening 9 (FIG.
a) Allow. The underlying metal layer 4 is made of Cr or T by vapor deposition.
An i thin film is deposited to a thickness of about 1 μm (FIG. 4b). Then, using a plasma spraying device, zinc / 22
Thermal spraying of Al powder is performed. As a result, as a characteristic of the sprayed film formation, the sprayed particles are repelled on the elastic surface, so that the film is formed only on the underlying metal layer 4 in the opening (FIG. 4c). After the thermal spray film formation, the photosensitive resist 8 is removed (Fig. 4d).
Then, the wafer is held at a superplastic temperature, an intaglio (not shown) engraved in a desired shape is aligned with the pad position, and the wafer is pressed against the wafer with a desired pressure. Since the superplastic thick film 9 is faithfully plastically deformed according to the plate due to the characteristics of the superplastic material, a desired bump shape can be collectively obtained. When the chip is connected to the substrate by the conductive resin or solder, the convex shape as shown in FIG. 3, that is, the bump shape of the two-step protrusion type, is used to collect the conductive resin on the protrusion of the first step. As a result, extra resin or solder does not spread and high-precision mounting is possible. As a material exhibiting superplasticity, bismuth / S other than this example
It is considered that n alloy, lead / Sn alloy, Mg / Al alloy, etc. can be used, but bismuth / Sn and lead / Sn have too low superplasticity temperature, and Mg / Al has too high superplasticity temperature. Difficult to use.

【0013】[0013]

【発明の効果】以上の説明ではSiウエハ上での話に限
ったが、プラズマ溶射を用いるとあらゆる材料の上にあ
らゆる材料の厚膜を形成できるため一般電子部品にバン
プを形成することができる。例えば、チップ抵抗器やチ
ップインダクター、チップコンデンサやその他部品にも
バンプを作ることができる。現在のチップ部品の端子部
の最外層はハンダで覆われている。この上に金属溶射厚
膜を形成することは当然可能である。チップ部品の中に
はハンダ層の下地層としてNiや焼結銀があるものがあ
り、そのようなものでは外層のハンダ層を付ける必要が
ない、接点などにおいて、接触部の一部に突起(バン
プ)を付けることも可能である。溶射材料に関しても、
金銀等の貴金属やAl、Cu以外の非金属も可能であ
る。
Although the above description is limited to the case of using a Si wafer, when plasma spraying is used, a thick film of any material can be formed on any material, so that bumps can be formed on general electronic components. . For example, bumps can be made on chip resistors, chip inductors, chip capacitors and other components. The outermost layer of the terminal portion of the current chip component is covered with solder. It is naturally possible to form a metal sprayed thick film on this. Some chip parts have Ni or sintered silver as an underlayer of the solder layer, and in such a case, it is not necessary to attach an outer solder layer. It is also possible to attach bumps. As for the thermal spray material,
Noble metals such as gold and silver and non-metals other than Al and Cu are also possible.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の第1の実施形態によるバンプの構造を
示す図
FIG. 1 is a diagram showing a structure of a bump according to a first embodiment of the present invention.

【図2】本発明の第1の実施形態によるバンプの形成方
法を示す図
FIG. 2 is a diagram showing a bump forming method according to the first embodiment of the present invention.

【図3】本発明の第2の実施形態によるバンプの構造を
示す図
FIG. 3 is a diagram showing a structure of a bump according to a second embodiment of the present invention.

【図4】本発明の第2の実施形態によるバンプの形成方
法を示す図
FIG. 4 is a diagram showing a bump forming method according to a second embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 Siウエハ 2 Al薄膜からなるパッド 3 パッシベーション膜 4 下地金属層 5 AlまたはCu溶射厚膜 6 Al溶射厚膜 7 Cu溶射厚膜 8 感光性レジスト膜 9 パッド部の開口 10 超塑性材料からなる厚膜 1 Si Wafer 2 Pad Made of Al Thin Film 3 Passivation Film 4 Base Metal Layer 5 Al or Cu Sprayed Thick Film 6 Al Sprayed Thick Film 7 Cu Sprayed Thick Film 8 Photosensitive Resist Film 9 Pad Opening 10 Thickness Made of Superplastic Material film

Claims (8)

【特許請求の範囲】[Claims] 【請求項1】単層または多層の溶射金属厚膜からなるバ
ンプを有することを特徴とするバンプ形成体。
1. A bump-formed body having bumps formed of a single-layer or multi-layered sprayed metal thick film.
【請求項2】溶射金属厚膜がAl溶射厚膜またはCu溶
射厚膜であることを特徴とする請求項1記載のバンプ形
成体。
2. The bump forming body according to claim 1, wherein the sprayed metal thick film is an Al sprayed thick film or a Cu sprayed thick film.
【請求項3】Al溶射厚膜、Cu溶射厚膜を順次積層し
たバンプを有することを特徴とする請求項1記載のバン
プ形成体。
3. The bump forming body according to claim 1, further comprising a bump in which an Al sprayed thick film and a Cu sprayed thick film are sequentially laminated.
【請求項4】成形した超塑性溶射金属厚膜からなるバン
プを有するバンプ形成体。
4. A bump forming body having bumps formed of a formed superplastic sprayed metal thick film.
【請求項5】電子部品の一部に選択的にプラズマ溶射法
により、単層または多層の溶射金属厚膜を形成させたこ
とを特徴とするバンプ形成方法。
5. A bump forming method, characterized in that a single-layer or multi-layer sprayed metal thick film is selectively formed on a part of an electronic component by a plasma spraying method.
【請求項6】溶射金属厚膜がAlまたはCuであること
を特徴とする請求項5記載のバンプ形成方法。
6. The bump forming method according to claim 5, wherein the sprayed metal thick film is Al or Cu.
【請求項7】金属厚膜として順次Al溶射厚膜、Cu溶
射厚膜を形成したことを特徴とする請求項1記載のバン
プの形成方法。
7. The bump forming method according to claim 1, wherein an Al sprayed thick film and a Cu sprayed thick film are sequentially formed as the metal thick film.
【請求項8】電子部品の一部に選択的にプラズマ溶射法
により、超塑性を示す金属厚膜を形成し、成形したこと
を特徴とするバンプの形成方法。
8. A bump forming method, wherein a metal thick film exhibiting superplasticity is selectively formed on a part of an electronic component by a plasma spraying method, and is formed.
JP8146966A 1996-06-10 1996-06-10 Bump formation body and formation of bump Pending JPH09330932A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8146966A JPH09330932A (en) 1996-06-10 1996-06-10 Bump formation body and formation of bump

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8146966A JPH09330932A (en) 1996-06-10 1996-06-10 Bump formation body and formation of bump

Publications (1)

Publication Number Publication Date
JPH09330932A true JPH09330932A (en) 1997-12-22

Family

ID=15419616

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8146966A Pending JPH09330932A (en) 1996-06-10 1996-06-10 Bump formation body and formation of bump

Country Status (1)

Country Link
JP (1) JPH09330932A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999044228A1 (en) * 1998-02-25 1999-09-02 Citizen Watch Co., Ltd. Semiconductor device
JP2004504723A (en) * 2000-07-17 2004-02-12 インフィネオン テクノロジーズ アクチエンゲゼルシャフト Electronic chip component having integrated circuit and method of manufacturing the same
JP2005086127A (en) * 2003-09-11 2005-03-31 Tanaka Kikinzoku Kogyo Kk Method for forming bump on semiconductor device or wiring board
JP2005159051A (en) * 2003-11-26 2005-06-16 Kyocera Corp Method for manufacturing semiconductor element
JP2007067098A (en) * 2005-08-30 2007-03-15 Angstrom Technologies:Kk Micro-bump forming method, its device, and semiconductor device

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999044228A1 (en) * 1998-02-25 1999-09-02 Citizen Watch Co., Ltd. Semiconductor device
US6583506B1 (en) 1998-02-25 2003-06-24 Citizen Watch Co., Ltd. Semiconductor device
JP2004504723A (en) * 2000-07-17 2004-02-12 インフィネオン テクノロジーズ アクチエンゲゼルシャフト Electronic chip component having integrated circuit and method of manufacturing the same
US6969917B2 (en) 2000-07-17 2005-11-29 Infineon Technologies Ag Electronic chip component with an integrated circuit and fabrication method
JP2005086127A (en) * 2003-09-11 2005-03-31 Tanaka Kikinzoku Kogyo Kk Method for forming bump on semiconductor device or wiring board
JP2005159051A (en) * 2003-11-26 2005-06-16 Kyocera Corp Method for manufacturing semiconductor element
JP2007067098A (en) * 2005-08-30 2007-03-15 Angstrom Technologies:Kk Micro-bump forming method, its device, and semiconductor device
JP4565470B2 (en) * 2005-08-30 2010-10-20 キヤノンアネルバ株式会社 Micro bump forming method and apparatus

Similar Documents

Publication Publication Date Title
US7338891B2 (en) Semiconductor chip, mounting structure thereof, and methods for forming a semiconductor chip and printed circuit board for the mounting structure thereof
US5914274A (en) Substrate on which bumps are formed and method of forming the same
US6455408B1 (en) Method for manufacturing semiconductor devices having redistribution patterns with a concave pattern in a bump pad area
US6459150B1 (en) Electronic substrate having an aperture position through a substrate, conductive pads, and an insulating layer
US6586322B1 (en) Method of making a bump on a substrate using multiple photoresist layers
US6197613B1 (en) Wafer level packaging method and devices formed
US6277669B1 (en) Wafer level packaging method and packages formed
US6433427B1 (en) Wafer level package incorporating dual stress buffer layers for I/O redistribution and method for fabrication
US6144100A (en) Integrated circuit with bonding layer over active circuitry
US6268114B1 (en) Method for forming fine-pitched solder bumps
US20060201997A1 (en) Fine pad pitch organic circuit board with plating solder and method for fabricating the same
US7112524B2 (en) Substrate for pre-soldering material and fabrication method thereof
JPS599952A (en) Packaging substrate
US6583039B2 (en) Method of forming a bump on a copper pad
US6756184B2 (en) Method of making tall flip chip bumps
US6696356B2 (en) Method of making a bump on a substrate without ribbon residue
US20070028445A1 (en) Fluxless bumping process
US6358836B1 (en) Wafer level package incorporating elastomeric pads in dummy plugs
US5842626A (en) Method for coupling surface mounted capacitors to semiconductor packages
JP3502800B2 (en) Method for manufacturing semiconductor device
US6767818B1 (en) Method for forming electrically conductive bumps and devices formed
US6539624B1 (en) Method for forming wafer level package
JPH01226160A (en) Terminal device for connecting electronic parts and manufacture thereof
JPH09330932A (en) Bump formation body and formation of bump
KR100455678B1 (en) Structure and method for manufacturing solder bump of flip chip package

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20040427