JPH08153971A - Multilayered printed wiring board and its manufacture - Google Patents

Multilayered printed wiring board and its manufacture

Info

Publication number
JPH08153971A
JPH08153971A JP29313994A JP29313994A JPH08153971A JP H08153971 A JPH08153971 A JP H08153971A JP 29313994 A JP29313994 A JP 29313994A JP 29313994 A JP29313994 A JP 29313994A JP H08153971 A JPH08153971 A JP H08153971A
Authority
JP
Japan
Prior art keywords
wiring board
printed wiring
hole
multilayer printed
prepreg
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP29313994A
Other languages
Japanese (ja)
Inventor
Naoki Ikoma
直希 生駒
Hiroshi Uchida
洋 内田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
NEC Corp
Original Assignee
NEC Home Electronics Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd, Nippon Electric Co Ltd filed Critical NEC Home Electronics Ltd
Priority to JP29313994A priority Critical patent/JPH08153971A/en
Publication of JPH08153971A publication Critical patent/JPH08153971A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4069Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE: To provide a multilayered printed wiring board in which the metallic wiring patterns of the laminated boards constituting the wiring board can be surely electrically connected to each other. CONSTITUTION: A through hole is formed through a multilayered wiring board Bl manufactured by laminating a plurality of boards 101a-101c carrying metallic wiring patterns 102a-102d on their surfaces upon another by successively and continuously changing the diameter of the through hole from ϕa to ϕc at every board 101a-101c and the through hole is filled with conductive paste 106 over the full depth of the through hole from the surface of the board 101a to the bottom of the board 101c.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、複数枚の積層板を積層
して作製される多層プリント配線基板及びその製造方法
に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer printed wiring board manufactured by laminating a plurality of laminated boards and a method for manufacturing the same.

【0002】[0002]

【従来の技術】従来から、単層のプリント基板に相当す
る積層板を、複数枚積層してプレス一体成形することに
より、単層のプリント配線基板と比較して配線密度を大
幅に向上させた多層プリント配線基板が存在している。
2. Description of the Related Art Conventionally, by laminating a plurality of laminated plates corresponding to a single-layer printed circuit board and integrally press-molding, the wiring density is significantly improved as compared with a single-layer printed circuit board. Multilayer printed wiring boards exist.

【0003】このような従来の多層プリント配線基板に
おける、各積層板表面の金属配線パターンを各積層板間
に亙って相互に接続する手段としては、作成工程中の一
工程において、当該多層プリント配線基板の厚み方向に
スルーホールを一気に貫通形成し、当該スルーホール内
表面に導電メッキ処理を施す接続手段が採用されてい
た。
In such a conventional multilayer printed wiring board, a means for connecting the metal wiring patterns on the surface of each laminated plate to each other among the laminated plates is, in one step of the manufacturing process, the multilayer printed wiring board. A connection means has been adopted in which a through hole is formed at a stretch in the thickness direction of a wiring board and the inner surface of the through hole is subjected to conductive plating.

【0004】一般的な多層プリント配線基板Aの製造方
法としては、「電気・電子材料ハンドブック」(朝倉書
店刊:1987年発行)第150頁〜第164頁に、
(1)エッチドフォイル法,(2)アディティブ法が代
表的な方法として記載されている。
As a general method for producing a multilayer printed wiring board A, "Handbook of Electrical and Electronic Materials" (published by Asakura Shoten: 1987), pages 150 to 164,
(1) Etched foil method and (2) Additive method are described as typical methods.

【0005】以下の説明では、最も一般的に採用されて
いる(1)エッチドフォイル法を用いた従来の多層プリ
ント配線基板の製造工程を図面を用いて説明する。エッ
チドフォイル法とは、金属張積層板を基板とし、余剰金
属箔部分をエッチング処理により除去して金属配線パタ
ーンを形成した後、当該金属張積層板を積層し一体形成
する方法である。
In the following description, the most commonly adopted (1) conventional manufacturing process of a multilayer printed wiring board using the etched foil method will be described with reference to the drawings. The etched foil method is a method in which a metal-clad laminate is used as a substrate, excess metal foil is removed by etching to form a metal wiring pattern, and then the metal-clad laminate is laminated and integrally formed.

【0006】図4はエッチドフォイル法を採用した従来
の多層プリント配線基板の積層工程前の構造を示す側断
面図、図5は同・積層工程後の構造を示す側断面図、図
6は同・導電メッキ処理工程後の構造を示す側断面図で
ある。
FIG. 4 is a side sectional view showing a structure of a conventional multilayer printed wiring board using an etched foil method before a laminating step, FIG. 5 is a side sectional view showing a structure after the laminating step, and FIG. It is a sectional side view which shows the structure after the same conductive plating process.

【0007】図中、Aは多層プリント配線基板、1a〜
1cは積層板、2a〜2dは金属配線パターン、3a,
3bはプリプレグ、4はスルーホール、5はスルーホー
ルメッキである。
In the figure, A is a multilayer printed wiring board, 1a-
1c is a laminated plate, 2a to 2d are metal wiring patterns, 3a,
3b is a prepreg, 4 is a through hole, and 5 is a through hole plating.

【0008】積層板1a,1bには、上面全体に金属箔
が予めそれぞれ被着形成されており、積層板1cには、
上面全体及び底面全体にそれぞれ金属箔が予め被着形成
されている。プリプレグ3a,3bは、絶縁基材に熱硬
化性接着剤を浸透させたものであり、積層板1a〜1c
を相互に接着する役割を持つ。
A metal foil is pre-deposited on the entire upper surface of each of the laminated plates 1a and 1b.
Metal foils are pre-deposited on the entire top surface and the entire bottom surface. The prepregs 3a and 3b are obtained by impregnating an insulating base material with a thermosetting adhesive, and are laminated plates 1a to 1c.
Have the role of adhering to each other.

【0009】第1工程では、当該積層板1a〜1c各々
に被着形成された金属箔を、所望の回路配線パターンに
エッチング処理し、それぞれ金属配線パターン2a〜2
dを形成する。
In the first step, the metal foil adhered to each of the laminated plates 1a to 1c is etched into a desired circuit wiring pattern, and the metal wiring patterns 2a to 2 are respectively formed.
to form d.

【0010】図5に示す第2工程では、位置合わせを行
い、積層板1a,プリプレグ3a,積層板1b,プリプ
レグ3b,積層板1cを順次に重ね合わせ、積層板1a
の表面側又は積層板1cの底面側から径φが一定のスル
ーホール4を一気に貫通形成する。
In the second step shown in FIG. 5, alignment is performed, and the laminated plate 1a, the prepreg 3a, the laminated plate 1b, the prepreg 3b, and the laminated plate 1c are sequentially superposed to form the laminated plate 1a.
Through holes 4 having a constant diameter φ are formed at a stretch from the front surface side or the bottom surface side of the laminated plate 1c.

【0011】図6に示す第3工程では、これら重ね合わ
された積層板1a〜1c及びプリプレグ3a,3bを、
厚み方向に圧縮し、熱硬化性接着剤が硬化するのに充分
な温度及び時間で加熱して、接着し一体成形する。
In the third step shown in FIG. 6, the laminated plates 1a to 1c and the prepregs 3a and 3b which are superposed on each other are
It is compressed in the thickness direction, heated at a temperature and for a time sufficient to cure the thermosetting adhesive, and bonded and integrally molded.

【0012】図7に示す第4工程では、当該スルーホー
ル4内表面4aに導電メッキ処理を施して導電メッキ層
5を被着形成するか、又は当該スルーホール4内部4b
に導電ペースト6を充填することにより、各金属配線パ
ターン2a〜2d相互間を電気的に接続する。
In the fourth step shown in FIG. 7, the inner surface 4a of the through hole 4 is subjected to a conductive plating treatment to form a conductive plating layer 5, or the inside 4b of the through hole 4 is deposited.
The metal wiring patterns 2a to 2d are electrically connected to each other by filling the conductive paste 6 into the metal wiring patterns 2a to 2d.

【0013】従来の積層プリント基板Aはこのような製
造方法により製造されており、スルーホール4径φは各
積層板1a〜1cで全く同一径であった。
The conventional laminated printed circuit board A is manufactured by such a manufacturing method, and the diameter φ of the through hole 4 is exactly the same in each of the laminated plates 1a to 1c.

【0014】[0014]

【発明が解決しようとする課題】しかしながら、上述し
た従来例の多層プリント配線基板Aは、スルーホール4
径φが各層1a,1b,1cとも全く同一径であったの
で、内層の金属配線パターン2b,2cのスルーホール
4内表面4aへの接触面2b1,2c1の形状は、内層
の金属配線パターン2b,2cの厚みが非常に薄いこと
とも相俟って円環状であった。
However, the above-mentioned conventional multilayer printed wiring board A has the through hole 4
Since the diameter φ was exactly the same in each layer 1a, 1b, 1c, the shape of the contact surfaces 2b1, 2c1 of the inner layer metal wiring patterns 2b, 2c to the inner surface 4a of the through hole 4 is the same as the inner layer metal wiring pattern 2b. , 2c was very thin, and it was annular.

【0015】則ち、当該内層の金属配線パターン2b,
2cにおける接触面2b1,2c1と導電メッキ層5と
の接触面積は微小であり、接触抵抗が高くなっていた。
さらに、作製加工精度が低い場合には、金属配線パター
ン2b,2cの接触面2b1,2c1にスミアが発生し
たり、或いは確実な電気的接触が確保出来なくなる等し
て、多層プリント配線基板A自体の品質及び信頼性が低
下していた。
That is, the metal wiring pattern 2b of the inner layer,
The contact area between the contact surfaces 2b1 and 2c1 and the conductive plating layer 5 in 2c was very small, and the contact resistance was high.
Further, when the fabrication processing accuracy is low, smear occurs on the contact surfaces 2b1 and 2c1 of the metal wiring patterns 2b and 2c, or reliable electrical contact cannot be ensured, so that the multilayer printed wiring board A itself. The quality and reliability of were poor.

【0016】惹いては、多層プリント配線基板Aの歩留
まりが低下し、結果的に作製コストの上昇を誘起する欠
点があったため、これら欠点の解決が望まれていた。こ
こにおいて本発明の目的は、各積層板相互間の金属配線
パターン同士の電気的接続が確実な多層プリント配線基
板及びその製造方法を提供することにある。
Attractingly, there is a drawback that the yield of the multi-layered printed wiring board A is lowered and, as a result, the production cost is increased. Here, an object of the present invention is to provide a multilayer printed wiring board and a method for manufacturing the same, in which the electrical connection of the metal wiring patterns between the respective laminated plates is reliable.

【0017】[0017]

【課題を解決するための手段】上記の目的を達成するた
め、本発明は次に列挙する具体的構成手段及び手法を採
用する。則ち、本発明手段の第1の特徴は、表面に金属
配線パターンを形成した積層板を複数枚積層して作製さ
れる多層プリント配線基板において、前記複数の積層板
毎にスルーホール径を順次連続的に変化させてスルーホ
ールが貫通形成され、当該複数の積層板間に亙ってスル
ーホール内部に導電ペーストが充填された多層プリント
配線基板である。
In order to achieve the above-mentioned object, the present invention employs the concrete constituent means and methods listed below. That is, the first feature of the means of the present invention is, in a multilayer printed wiring board manufactured by laminating a plurality of laminated plates having a metal wiring pattern formed on the surface thereof, a through hole diameter is sequentially set for each of the plurality of laminated plates. This is a multilayer printed wiring board in which through holes are formed by being continuously changed and the through holes are filled with a conductive paste across the plurality of laminated plates.

【0018】則ち、本発明手段の第2の特徴は、表面に
金属配線パターンを形成した積層板を複数枚積層して作
製される多層プリント配線基板において、前記複数の積
層板毎にスルーホール径を順次連続的に変化させてスル
ーホールが貫通形成され、当該複数の積層板間に亙って
スルーホール内表面に導電メッキ処理が施された多層プ
リント配線基板である。
In other words, the second feature of the means of the present invention is a multilayer printed wiring board manufactured by laminating a plurality of laminated plates having a metal wiring pattern formed on the surface thereof, and a through hole for each of the plurality of laminated plates. This is a multilayer printed wiring board in which through holes are formed through which diameters are sequentially and continuously changed and conductive plating treatment is performed on the inner surface of the through holes across the plurality of laminated plates.

【0019】本発明方法の第1の特徴は、表面に金属箔
が被着形成された複数の積層板それぞれに所望の金属配
線パターンを形成し、当該複数の積層板の相互間それぞ
れにプリプレグを挟み込み、前記各層の積層板と前記各
層のプリプレグを一体として、順次厚み方向にスルーホ
ール径を連続的に変化させつつスルーホールを貫通形成
し、前記各層の積層板と前記各層のプリプレグを積層し
接着して一体成形した後、当該スルーホール内部に導電
ペーストを充填した多層プリント配線基板の製造方法で
ある。
A first feature of the method of the present invention is that a desired metal wiring pattern is formed on each of a plurality of laminated plates having a metal foil adhered on the surface thereof, and a prepreg is provided between each of the plurality of laminated plates. By sandwiching, the laminated plate of each layer and the prepreg of each layer are integrally formed, through holes are formed while sequentially changing the through hole diameter in the thickness direction, and the laminated plate of each layer and the prepreg of each layer are laminated. This is a method for manufacturing a multilayer printed wiring board in which the through holes are filled with a conductive paste after being bonded and integrally molded.

【0020】本発明方法の第2の特徴は、表面に金属箔
が被着形成された複数の積層板それぞれに所望の金属配
線パターンを形成し、当該複数の積層板の相互間それぞ
れにプリプレグを挟み込み、前記各層の積層板と前記各
層のプリプレグを一体として、順次厚み方向にスルーホ
ール径を連続的に変化させつつスルーホールを貫通形成
し、前記各層の積層板と前記各層のプリプレグを積層し
接着して一体成形した後、当該スルーホール内表面に導
電メッキ処理を施した多層プリント配線基板の製造方法
である。
The second feature of the method of the present invention is that a desired metal wiring pattern is formed on each of a plurality of laminated plates having a metal foil adhered on the surface thereof, and a prepreg is provided between each of the plurality of laminated plates. By sandwiching, the laminated plate of each layer and the prepreg of each layer are integrally formed, through holes are formed while sequentially changing the through hole diameter in the thickness direction, and the laminated plate of each layer and the prepreg of each layer are laminated. This is a method for manufacturing a multilayer printed wiring board in which the inner surface of the through hole is subjected to conductive plating after being bonded and integrally molded.

【0021】[0021]

【実施例】本発明の実施例を図面を参照しつつ説明す
る。前記のエッチドフォイル法を用いた本発明の第1実
施例の多層プリント配線基板及びその製造方法を説明す
る。
Embodiments of the present invention will be described with reference to the drawings. A multilayer printed wiring board of the first embodiment of the present invention using the etched foil method and a method of manufacturing the same will be described.

【0022】図1は本実施例の多層プリント配線基板の
積層工程前の構造を示す横断面図、図2は同・積層工程
後の構造を示す横断面図、図3は同・導電ペースト充填
工程後の構造を示す横断面図である。
FIG. 1 is a cross-sectional view showing the structure of the multilayer printed wiring board of this embodiment before the laminating step, FIG. 2 is a cross-sectional view showing the same structure after the laminating step, and FIG. 3 is the same conductive paste filling. It is a cross-sectional view showing the structure after the process.

【0023】図中、B1は多層プリント配線基板、10
1a〜101cは積層板、102a〜102dは金属配
線パターン、103a,103bはプリプレグ、104
はスルーホール、106は導電ペーストである。
In the figure, B1 is a multilayer printed wiring board, 10
1a to 101c are laminated plates, 102a to 102d are metal wiring patterns, 103a and 103b are prepregs, and 104.
Is a through hole, and 106 is a conductive paste.

【0024】図1に示す本実施例の多層プリント配線基
板B1において、各層の積層板101a〜101cは、
前記従来例と同様に紙−フェノール系,紙−エポキシ
系,ガラス−エポキシ系樹脂等の材質からなっていると
共に、積層板101a,101bは、上面全体に金属箔
が予めそれぞれ被着形成されており、積層板101cに
は、上面全体及び底面全体にそれぞれ金属箔が予め被着
形成されている。プリプレグ103a,103bは、前
記従来例と同様に、絶縁基材に熱硬化性接着剤を浸透さ
せたものであり、積層板101a〜101cを相互に接
着する役割を持つ。
In the multilayer printed wiring board B1 of this embodiment shown in FIG. 1, the laminated plates 101a to 101c of the respective layers are
Similar to the conventional example, it is made of a material such as paper-phenolic resin, paper-epoxy resin, glass-epoxy resin, and the like, and the laminated plates 101a and 101b have metal foils pre-deposited on their entire upper surfaces. In the laminated plate 101c, metal foils are pre-deposited on the entire upper surface and the entire bottom surface. Similar to the conventional example, the prepregs 103a and 103b are made by impregnating a thermosetting adhesive in an insulating base material and have a role of adhering the laminated plates 101a to 101c to each other.

【0025】第1工程では、当該積層板101a〜10
1cに被着形成された金属箔を、既知のエッチング処理
方法で所望の回路配線パターンにエッチング処理し、そ
れぞれ金属配線パターン102a〜102dを形成す
る。
In the first step, the laminated plates 101a to 10a.
The metal foil deposited on 1c is etched into a desired circuit wiring pattern by a known etching method to form metal wiring patterns 102a to 102d, respectively.

【0026】図1に示す第2工程では、位置合わせを行
い、積層板101aとプリプレグ103a,積層板10
1bとプリプレグ103b,積層板101cの順に、ス
ルーホール104径φa,φb,φcが順次増加又は減
少するようにそれぞれ穿孔を行う。
In the second step shown in FIG. 1, alignment is performed and the laminated plate 101a, the prepreg 103a and the laminated plate 10 are aligned.
1b, the prepreg 103b, and the laminated plate 101c are drilled in this order so that the diameters φa, φb, and φc of the through holes 104 increase or decrease sequentially.

【0027】図2に示す第3工程では、引き続いて位置
合わせを行い、これら穿孔工程の終了した積層板101
a,プリプレグ103a,積層板101b,プリプレグ
103b,積層板101cの順に積層し、厚み方向に圧
縮し、熱硬化性接着剤が硬化するのに充分な温度及び時
間で加熱して、接着し一体成形する。
In the third step shown in FIG. 2, the laminated plate 101 after the perforation step is completed by the subsequent positioning.
a, the prepreg 103a, the laminated plate 101b, the prepreg 103b, and the laminated plate 101c are laminated in this order, compressed in the thickness direction, heated at a temperature and for a time sufficient for the thermosetting adhesive to cure, and then bonded and integrally molded. To do.

【0028】このようにして作製された図2に示す積層
後の多層プリント配線基板B1において、各層の積層板
101a,101b,101cを積層した多層プリント
配線基板B1のスルーホール104には接触面102b
1,102c1が露出する。
In the laminated multilayer printed wiring board B1 shown in FIG. 2 manufactured in this way, the contact surface 102b is formed in the through hole 104 of the multilayer printed wiring board B1 in which the laminated plates 101a, 101b and 101c of the respective layers are laminated.
1,102c1 is exposed.

【0029】図3に示す第4工程において、当該スルー
ホール104内部に導電ペースト106を充填し、前記
金属配線パターン102a〜102dをそれぞれ接触面
102a1〜102d1において相互を電気的に接続す
る。当該導電ペースト106の材質は、金,銀,銅,そ
の他の導電性材料及びこれらを任意の比率で混合した混
合材料や、これに各種の低融点金属を混合した混合材料
等が使用可能である。
In the fourth step shown in FIG. 3, the conductive paste 106 is filled in the through holes 104 to electrically connect the metal wiring patterns 102a to 102d to the contact surfaces 102a1 to 102d1, respectively. As the material of the conductive paste 106, gold, silver, copper, other conductive materials, a mixed material in which these are mixed at an arbitrary ratio, a mixed material in which various low melting point metals are mixed, and the like can be used. .

【0030】この時、スルーホール内表面104aへ露
出する、内層の金属配線パターン102b,102cの
接触面102b1,102c1の表面積は、前記従来例
における接触面2b1,2c1の表面積と比較して大幅
に増大するので、接触抵抗が低下する。
At this time, the surface areas of the contact surfaces 102b1 and 102c1 of the inner layer metal wiring patterns 102b and 102c exposed to the through hole inner surface 104a are significantly larger than the surface areas of the contact surfaces 2b1 and 2c1 in the conventional example. Since it increases, the contact resistance decreases.

【0031】本実施例では、このような具体的構成手段
及び手法を採用した結果、多層プリント配線基板は、ス
ルーホール径が各層で相違するので、内層金属配線パタ
ーンのスルーホールへの接触面はドーナツ円盤状の形状
を成し、金属配線パターンと導電ペーストとの接触は略
面接触に拡大され、電気的接続が確実なものとなる。
In the present embodiment, as a result of adopting such a concrete constitution means and method, the multilayer printed wiring board has a different through hole diameter in each layer, so that the contact surface of the inner layer metal wiring pattern to the through hole is The donut disk shape is formed, and the contact between the metal wiring pattern and the conductive paste is expanded to a substantially surface contact, so that electrical connection is ensured.

【0032】エッチドフォイル法を用いた本発明の第2
実施例の多層プリント配線基板及びその製造方法を説明
する。図1は本実施例の多層プリント配線基板の積層工
程前の構造を示す横断面図、図2は同・積層工程後の構
造を示す横断面図、図4は同・スルーホールメッキ処理
工程後の構造を示す横断面図である。
Second aspect of the present invention using the etched foil method
A multilayer printed wiring board of the embodiment and a method for manufacturing the same will be described. 1 is a cross-sectional view showing the structure of the multilayer printed wiring board of this embodiment before the laminating step, FIG. 2 is a cross-sectional view showing the structure of the same after the laminating step, and FIG. 4 is the same after the through-hole plating step. It is a cross-sectional view showing the structure of.

【0033】図中、B2は多層プリント配線基板、10
5は導電メッキ層である。尚、前記第1実施例と同一構
成部材には同一記号を付した。図4に示す本実施例の多
層プリント配線基板B2の各部の材質は、何れも前記第
1実施例と同様である。
In the figure, B2 is a multilayer printed wiring board, 10
Reference numeral 5 is a conductive plating layer. The same components as those in the first embodiment are designated by the same reference numerals. The material of each part of the multilayer printed wiring board B2 of this embodiment shown in FIG. 4 is the same as that of the first embodiment.

【0034】第1工程では、積層板101a〜101c
に被着形成された金属箔を、既知のエッチング処理方法
で所望の回路配線パターンにエッチング処理し、それぞ
れ金属配線パターン102a〜102dを形成する。
In the first step, the laminated plates 101a to 101c are used.
The metal foil deposited on the substrate is etched into a desired circuit wiring pattern by a known etching method to form metal wiring patterns 102a to 102d, respectively.

【0035】図1に示す第2工程では、位置合わせを行
い、積層板101a,プリプレグ103a,積層板10
1b,プリプレグ103b,積層板101cの順に、ス
ルーホール104径φa,φb,φcが順次増加又は減
少するように穿孔を行う。
In the second step shown in FIG. 1, alignment is performed and the laminated plate 101a, the prepreg 103a, and the laminated plate 10 are aligned.
The holes 1b, the prepreg 103b, and the laminated plate 101c are drilled in this order so that the diameters φa, φb, and φc of the through holes 104 increase or decrease sequentially.

【0036】図2に示す第3工程では、前記穿孔工程の
終了した積層板101aとプリプレグ103a,積層板
101bとプリプレグ103b,積層板101cの順に
積層し、厚み方向に圧縮し、熱硬化性接着剤が硬化する
のに充分な温度及び時間で加熱し、一体成形する。
In the third step shown in FIG. 2, the laminated plate 101a and the prepreg 103a, the laminated plate 101b and the prepreg 103b, and the laminated plate 101c, which have undergone the perforating step, are laminated in this order, compressed in the thickness direction, and thermoset adhesive. The agent is heated at a temperature and for a time sufficient for the agent to cure, and is integrally molded.

【0037】このようにして作製された図2に示す積層
工程後の多層プリント配線基板B2において、各層の積
層板101a〜101cを積層した多層プリント配線基
板B2のスルーホール104には接触面102b1,1
02c1が露出する。
In the thus manufactured multilayer printed wiring board B2 after the laminating step shown in FIG. 2, the contact surface 102b1 is formed in the through hole 104 of the multilayer printed wiring board B2 in which the laminated plates 101a to 101c of the respective layers are laminated. 1
02c1 is exposed.

【0038】図4に示す第4工程では、当該スルーホー
ル104内表面104aに導電メッキ処理を施して、導
電メッキ層105を形成することにより、前記金属配線
パターン102a〜102dを接触面102a1〜10
2d1において相互に電気的に接続する。当該導電メッ
キ層105の形成処理に当たっては、一般にプリント配
線基板用に用いられている電気メッキ・無電解メッキ等
任意のメッキ材料及びメッキ処理方法が適用可能であ
る。
In the fourth step shown in FIG. 4, the inner surface 104a of the through hole 104 is subjected to a conductive plating treatment to form a conductive plated layer 105, so that the metal wiring patterns 102a to 102d are brought into contact with the contact surfaces 102a1 to 102a.
2d1 electrically connect to each other. In forming the conductive plating layer 105, any plating material and plating method such as electroplating or electroless plating generally used for printed wiring boards can be applied.

【0039】この時、スルーホール内表面104aへ露
出する、内層の金属配線パターン102b,102cの
接触面102b1,102c1の表面積は、前記従来例
における接触面2b1,2c1の表面積と比較して大幅
に増大するので、接触抵抗が低下する。
At this time, the surface areas of the contact surfaces 102b1 and 102c1 of the metal wiring patterns 102b and 102c of the inner layer exposed to the inner surface 104a of the through hole are significantly larger than the surface areas of the contact surfaces 2b1 and 2c1 in the conventional example. Since it increases, the contact resistance decreases.

【0040】本実施例では、このような具体的構成手段
及び手法を採用した結果、多層プリント配線基板は、ス
ルーホール径が各層で相違するので、内層金属配線パタ
ーンのスルーホールへの接触面はドーナツ円盤状の形状
を成し、金属配線パターンと導電メッキ層との接触は略
面接触に拡大され、電気的接続が確実なものとなる。
In the present embodiment, as a result of adopting such a concrete constitution means and method, the multilayer printed wiring board has a different through hole diameter in each layer, so that the contact surface of the inner layer metal wiring pattern to the through hole is The donut disk shape is formed, and the contact between the metal wiring pattern and the conductive plating layer is expanded to a substantially surface contact, so that electrical connection is ensured.

【0041】前記第1乃至第2実施例では、各層のスル
ーホール径を、多層プリント配線基板B1,B2の厚み
方向に一方から他方の側へ増加又は減少させて穿孔した
が、例えば厚み方向中心からそれぞれ両側へ向かって増
加又は減少させて穿孔すること等も可能である。
In the first and second embodiments, the through hole diameter of each layer is increased or decreased from one side to the other side in the thickness direction of the multilayer printed wiring boards B1 and B2. It is also possible to increase or decrease from each side to both sides, and the like.

【0042】[0042]

【発明の効果】以上説明したように、本発明の多層プリ
ント配線基板では、スルーホール内表面への内層の金属
配線パターンの接触面積が、従来の多層プリント配線基
板と比較して格段に増大するので、各層の金属配線パタ
ーン相互間の接触抵抗が低下し、確実な電気的接触を担
保する効果がある。
As described above, in the multilayer printed wiring board of the present invention, the contact area of the inner layer metal wiring pattern with the inner surface of the through hole is significantly increased as compared with the conventional multilayer printed wiring board. Therefore, the contact resistance between the metal wiring patterns of each layer is reduced, and there is an effect of ensuring reliable electrical contact.

【0043】さらに、前記第1実施例で説明した、導電
ペーストを充填して作製される多層プリント配線基板
は、従来の導電メッキ処理を施して作成される多層プリ
ント配線基板と比較して、処理が複雑かつ処理費用が嵩
む導電メッキ処理工程が省略される代替として、より容
易かつ安価に実施可能な導電ペーストの充填工程で実現
可能であり、材料コスト,製造コストを低減でき、経済
性に優れると共に、導電ペーストの材質を任意に選択可
能であるので、作製に際して材料選定の自由度に富む。
Further, the multi-layer printed wiring board prepared by filling the conductive paste described in the first embodiment is processed in comparison with the conventional multi-layer printed wiring board prepared by conducting conductive plating. However, as an alternative to omitting the conductive plating process which is complicated and expensive, it can be realized by a conductive paste filling process that can be performed more easily and cheaply, which can reduce the material cost and manufacturing cost and is excellent in economic efficiency. At the same time, since the material of the conductive paste can be arbitrarily selected, the degree of freedom in selecting the material during production is high.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の第1及び第2実施例の多層プリント配
線基板の積層工程前の構造を示す横断面図である。
FIG. 1 is a cross-sectional view showing a structure of a multilayer printed wiring board according to first and second embodiments of the present invention before a laminating step.

【図2】同上・積層工程後の構造を示す横断面図であ
る。
FIG. 2 is a transverse cross-sectional view showing the structure after the above-mentioned lamination process.

【図3】本発明の第1実施例の多層プリント配線基板の
導電ペースト充填工程後の構造を示す横断面図である。
FIG. 3 is a cross-sectional view showing the structure of the multilayer printed wiring board according to the first embodiment of the present invention after the conductive paste filling step.

【図4】本発明の第2実施例の多層プリント配線基板の
スルーホールメッキ処理工程後の構造を示す横断面図で
ある。
FIG. 4 is a cross-sectional view showing the structure of the multilayer printed wiring board according to the second embodiment of the present invention after the through-hole plating process.

【図5】従来例の多層プリント配線基板の積層工程前の
構造を示す横断面図である。
FIG. 5 is a cross-sectional view showing a structure of a conventional multilayer printed wiring board before a laminating step.

【図6】同上・積層工程後の構造を示す横断面図であ
る。
FIG. 6 is a transverse cross-sectional view showing the structure after the above-mentioned laminating step.

【図7】同上・スルーホールメッキ処理工程後の構造を
示す横断面図である。
FIG. 7 is a transverse cross-sectional view showing the structure after the above-mentioned through-hole plating treatment step.

【符号の説明】[Explanation of symbols]

A,B1,B2 多層プリント配線基板 1a〜1c,101a〜101c 積層板 2a〜2d,102a〜102d 金属配線パターン 3a,3b,103a,103b プリプレグ 4,104,104 スルーホール 5,105 導電メッキ層 106 導電ペースト A, B1, B2 Multilayer printed wiring board 1a to 1c, 101a to 101c Laminated boards 2a to 2d, 102a to 102d Metal wiring pattern 3a, 3b, 103a, 103b Prepreg 4, 104, 104 Through hole 5, 105 Conductive plating layer 106 Conductive paste

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 表面に金属配線パターンを形成した積層
板を複数枚積層して作製される多層プリント配線基板に
おいて、 前記複数の積層板毎にスルーホール径を順次連続的に変
化させてスルーホールが貫通形成され、 当該複数の積層板間に亙ってスルーホール内部に導電ペ
ーストが充填されたことを特徴とする多層プリント配線
基板。
1. A multilayer printed wiring board manufactured by laminating a plurality of laminated plates having a metal wiring pattern formed on the surface thereof, wherein the through holes are successively and continuously changed for each of the plurality of laminated plates. And a conductive paste is filled inside the through hole across the plurality of laminated plates.
【請求項2】 表面に金属配線パターンを形成した積層
板を複数枚積層して作製される多層プリント配線基板に
おいて、 前記複数の積層板毎にスルーホール径を順次連続的に変
化させてスルーホールが貫通形成され、 当該複数の積層板間に亙ってスルーホール内表面に導電
メッキ処理が施されたことを特徴とする多層プリント配
線基板。
2. A multilayer printed wiring board produced by laminating a plurality of laminated plates having a metal wiring pattern formed on the surface thereof, wherein the through hole diameter is sequentially and continuously changed for each of the plurality of laminated plates. A multilayer printed wiring board having a through-hole formed therein, and an inner surface of the through-hole is subjected to a conductive plating treatment between the plurality of laminated plates.
【請求項3】 表面に金属箔が被着形成された複数の積
層板それぞれに所望の金属配線パターンを形成し、 当該複数の積層板の相互間それぞれにプリプレグを挟み
込み、 前記各層の積層板と前記各層のプリプレグを一体とし
て、順次厚み方向にスルーホール径を連続的に変化させ
つつスルーホールを貫通形成し、 前記各層の積層板と前記各層のプリプレグを積層し接着
して一体成形した後、 当該スルーホール内部に導電ペーストを充填したことを
特徴とする多層プリント配線基板の製造方法。
3. A desired metal wiring pattern is formed on each of a plurality of laminated plates having a metal foil adhered on the surface thereof, and a prepreg is sandwiched between each of the plurality of laminated plates. After integrally forming the prepreg of each layer, through holes are formed while sequentially changing the through-hole diameter in the thickness direction continuously, after laminating the prepreg of each layer and the prepreg of each layer and adhering them integrally, A method for manufacturing a multilayer printed wiring board, characterized in that the inside of the through hole is filled with a conductive paste.
【請求項4】 表面に金属箔が被着形成された複数の積
層板それぞれに所望の金属配線パターンを形成し、 当該複数の積層板の相互間それぞれにプリプレグを挟み
込み、 前記各層の積層板と前記各層のプリプレグを一体とし
て、順次厚み方向にスルーホール径を連続的に変化させ
つつスルーホールを貫通形成し、 前記各層の積層板と前記各層のプリプレグを積層し接着
して一体成形した後、 当該スルーホール内表面に導電メッキ処理を施したこと
を特徴とする多層プリント配線基板の製造方法。
4. A desired metal wiring pattern is formed on each of a plurality of laminated plates having a metal foil deposited on the surface thereof, and a prepreg is sandwiched between each of the plurality of laminated plates to form a laminated plate of each layer. After integrally forming the prepreg of each layer, through holes are formed while sequentially changing the through-hole diameter in the thickness direction continuously, after laminating the prepreg of each layer and the prepreg of each layer and adhering them integrally, A method for manufacturing a multilayer printed wiring board, characterized in that an inner surface of the through hole is subjected to a conductive plating treatment.
JP29313994A 1994-11-28 1994-11-28 Multilayered printed wiring board and its manufacture Pending JPH08153971A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29313994A JPH08153971A (en) 1994-11-28 1994-11-28 Multilayered printed wiring board and its manufacture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29313994A JPH08153971A (en) 1994-11-28 1994-11-28 Multilayered printed wiring board and its manufacture

Publications (1)

Publication Number Publication Date
JPH08153971A true JPH08153971A (en) 1996-06-11

Family

ID=17790932

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29313994A Pending JPH08153971A (en) 1994-11-28 1994-11-28 Multilayered printed wiring board and its manufacture

Country Status (1)

Country Link
JP (1) JPH08153971A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1117283A1 (en) * 1998-09-14 2001-07-18 Ibiden Co., Ltd. Printed wiring board and its manufacturing method
JP2009032992A (en) * 2007-07-27 2009-02-12 Kuroda Techno Co Ltd Multilayered circuit board
JP2011003888A (en) * 2009-06-17 2011-01-06 Hon Hai Precision Industry Co Ltd Multilayer printed circuit board and perforating method for the same
JP2012156305A (en) * 2011-01-26 2012-08-16 Mitsumi Electric Co Ltd Electronic device
JP2013247357A (en) * 2012-05-29 2013-12-09 Zhuhai Advanced Chip Carriers & Electronic Substrates Solutions Technologies Co Ltd Multilayer electronic structure with integral stepped stack structures
JP2014003267A (en) * 2012-06-14 2014-01-09 Zhuhai Advanced Chip Carriers & Electronic Substrates Solutions Technologies Co Ltd Multilayer electronic structure with stage-like holes
JP2015179795A (en) * 2013-05-30 2015-10-08 京セラサーキットソリューションズ株式会社 wiring board
CN109714887A (en) * 2019-03-14 2019-05-03 维沃移动通信有限公司 A kind of printed circuit board and preparation method thereof and electronic equipment
US10433415B2 (en) 2016-01-29 2019-10-01 At&S (China) Co. Ltd. Component carrier comprising a copper filled mechanical drilled multiple-diameter bore

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7827680B2 (en) 1998-09-14 2010-11-09 Ibiden Co., Ltd. Electroplating process of electroplating an elecrically conductive sustrate
US8065794B2 (en) 1998-09-14 2011-11-29 Ibiden Co., Ltd. Printed wiring board and its manufacturing method
EP1667507A1 (en) * 1998-09-14 2006-06-07 Ibiden Co., Ltd. A multilayer printed circuit board and a process for manufacturing the same
US7230188B1 (en) 1998-09-14 2007-06-12 Ibiden Co., Ltd. Printed wiring board and its manufacturing method
EP1117283A1 (en) * 1998-09-14 2001-07-18 Ibiden Co., Ltd. Printed wiring board and its manufacturing method
US7691189B2 (en) 1998-09-14 2010-04-06 Ibiden Co., Ltd. Printed wiring board and its manufacturing method
EP1117283A4 (en) * 1998-09-14 2004-06-23 Ibiden Co Ltd Printed wiring board and its manufacturing method
JP2009032992A (en) * 2007-07-27 2009-02-12 Kuroda Techno Co Ltd Multilayered circuit board
JP2011003888A (en) * 2009-06-17 2011-01-06 Hon Hai Precision Industry Co Ltd Multilayer printed circuit board and perforating method for the same
JP2012156305A (en) * 2011-01-26 2012-08-16 Mitsumi Electric Co Ltd Electronic device
JP2013247357A (en) * 2012-05-29 2013-12-09 Zhuhai Advanced Chip Carriers & Electronic Substrates Solutions Technologies Co Ltd Multilayer electronic structure with integral stepped stack structures
JP2014003267A (en) * 2012-06-14 2014-01-09 Zhuhai Advanced Chip Carriers & Electronic Substrates Solutions Technologies Co Ltd Multilayer electronic structure with stage-like holes
JP2015179795A (en) * 2013-05-30 2015-10-08 京セラサーキットソリューションズ株式会社 wiring board
US10433415B2 (en) 2016-01-29 2019-10-01 At&S (China) Co. Ltd. Component carrier comprising a copper filled mechanical drilled multiple-diameter bore
CN109714887A (en) * 2019-03-14 2019-05-03 维沃移动通信有限公司 A kind of printed circuit board and preparation method thereof and electronic equipment

Similar Documents

Publication Publication Date Title
US6812412B2 (en) Multi-layer wiring board and method of producing same
JPH06104545A (en) Both-sided printed board and production thereof
JPH07111375A (en) Multilayer printed circuit board its preparation and conductor foil of multilayer printed circuitboard
US8076589B2 (en) Multilayer wiring board and its manufacturing method
JPH08153971A (en) Multilayered printed wiring board and its manufacture
JPH08139450A (en) Manufacturing method of printed-wiring board
WO2004017689A1 (en) Multilayer printed wiring board and production method therefor
JP2009010266A (en) Printed circuit board and method of manufacturing same
JPH06350258A (en) Production of printed wiring board
JPH08264939A (en) Manufacture of printed wiring board
JPH07115280A (en) Multilayer printed wiring board and its manufacture
JP2000133943A (en) Manufacture of multilayered board
JPH07221460A (en) Manufacture of multilater printed wiring board
JPH06232558A (en) Manufacture of multilayer printed wiring board
JP2001257476A (en) Multilayer wiring board and manufacturing method thereof
KR100477258B1 (en) Method for creating bump and making printed circuit board using the said bump
JP3549063B2 (en) Manufacturing method of printed wiring board
JPH11289165A (en) Multilayer wiring board and method for manufacturing the same
JP2004072125A (en) Manufacturing method of printed wiring board, and printed wiring board
JPH0786749A (en) Manufacture of printed-wiring board
JPH0818228A (en) Manufacture of multi-layer printed board
JPS63137498A (en) Manufacture of through-hole printed board
JP4019717B2 (en) Component built-in multilayer wiring module substrate and manufacturing method thereof
JPH08288656A (en) Manufacture of multilayered printed wiring board
JP2005109299A (en) Multilayer wiring board and its manufacturing method

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20041026

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20041109

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20050308