FR2305022A1 - Field effect transistors prodn - with short channel between source and drain - Google Patents
Field effect transistors prodn - with short channel between source and drainInfo
- Publication number
- FR2305022A1 FR2305022A1 FR7608064A FR7608064A FR2305022A1 FR 2305022 A1 FR2305022 A1 FR 2305022A1 FR 7608064 A FR7608064 A FR 7608064A FR 7608064 A FR7608064 A FR 7608064A FR 2305022 A1 FR2305022 A1 FR 2305022A1
- Authority
- FR
- France
- Prior art keywords
- field effect
- effect transistors
- impurities
- region
- edge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005669 field effect Effects 0.000 title abstract 2
- 239000012535 impurity Substances 0.000 abstract 4
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02178—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
- H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02244—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of a metallic layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02258—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by anodic treatment, e.g. anodic oxidation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A transistor, having a first region of impurities spaced by a short distance laterally from a second region of impurities, is mfd. by forming a first mask with a first vertical edge, removing in controlled manner a part of the exposed surface of the first mask so as to define a second vertical edge spaced laterally, by a controlled distance, from the site of the first edge, utilising the first edge to define the location of the first region of impurities in the substrate and by using the second edge to define the location of the second region of impurities. Method is used for the mass production of field effect transistors, e.g. for printed circuits, with a short channel.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US56059075A | 1975-03-21 | 1975-03-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2305022A1 true FR2305022A1 (en) | 1976-10-15 |
FR2305022B1 FR2305022B1 (en) | 1980-07-04 |
Family
ID=24238449
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7608064A Granted FR2305022A1 (en) | 1975-03-21 | 1976-03-19 | Field effect transistors prodn - with short channel between source and drain |
Country Status (9)
Country | Link |
---|---|
BE (1) | BE839856A (en) |
BR (1) | BR7601736A (en) |
DE (1) | DE2612102A1 (en) |
FR (1) | FR2305022A1 (en) |
IT (1) | IT1058642B (en) |
MX (1) | MX3855E (en) |
NL (1) | NL7602917A (en) |
PT (1) | PT64934B (en) |
SE (1) | SE416598B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2312856A1 (en) * | 1975-05-27 | 1976-12-24 | Fairchild Camera Instr Co | EDGE ENGRAVING PROCESS AND STRUCTURE TO PRODUCE NARROW OPENINGS ENDING THE SURFACE OF MATERIALS |
FR2454698A1 (en) * | 1979-04-20 | 1980-11-14 | Radiotechnique Compelec | METHOD FOR PRODUCING INTEGRATED CIRCUITS USING A MULTILAYER MASK AND DEVICES OBTAINED BY THIS METHOD |
EP0021931A1 (en) * | 1979-06-22 | 1981-01-07 | Thomson-Csf | Process for the self-alignment of differently doped regions of a semiconductor structure, and application of the process to the manufacture of a transistor |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5750147A (en) | 1995-06-07 | 1998-05-12 | Emisphere Technologies, Inc. | Method of solubilizing and encapsulating itraconazole |
-
1976
- 1976-03-19 MX MX765947U patent/MX3855E/en unknown
- 1976-03-19 NL NL7602917A patent/NL7602917A/en not_active Application Discontinuation
- 1976-03-19 FR FR7608064A patent/FR2305022A1/en active Granted
- 1976-03-22 DE DE19762612102 patent/DE2612102A1/en not_active Withdrawn
- 1976-03-22 PT PT64934A patent/PT64934B/en unknown
- 1976-03-22 BE BE165413A patent/BE839856A/en not_active IP Right Cessation
- 1976-03-22 SE SE7603510A patent/SE416598B/en unknown
- 1976-03-22 IT IT21423/76A patent/IT1058642B/en active
- 1976-03-22 BR BR7601736A patent/BR7601736A/en unknown
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2312856A1 (en) * | 1975-05-27 | 1976-12-24 | Fairchild Camera Instr Co | EDGE ENGRAVING PROCESS AND STRUCTURE TO PRODUCE NARROW OPENINGS ENDING THE SURFACE OF MATERIALS |
FR2454698A1 (en) * | 1979-04-20 | 1980-11-14 | Radiotechnique Compelec | METHOD FOR PRODUCING INTEGRATED CIRCUITS USING A MULTILAYER MASK AND DEVICES OBTAINED BY THIS METHOD |
EP0021931A1 (en) * | 1979-06-22 | 1981-01-07 | Thomson-Csf | Process for the self-alignment of differently doped regions of a semiconductor structure, and application of the process to the manufacture of a transistor |
FR2460037A1 (en) * | 1979-06-22 | 1981-01-16 | Thomson Csf | METHOD FOR SELF-ALIGNING REGIONS DIFFERENTLY DOPED FROM A SEMICONDUCTOR STRUCTURE |
Also Published As
Publication number | Publication date |
---|---|
BR7601736A (en) | 1976-09-21 |
DE2612102A1 (en) | 1976-10-14 |
PT64934B (en) | 1977-08-25 |
PT64934A (en) | 1976-04-01 |
IT1058642B (en) | 1982-05-10 |
SE416598B (en) | 1981-01-19 |
FR2305022B1 (en) | 1980-07-04 |
NL7602917A (en) | 1976-09-23 |
MX3855E (en) | 1981-08-20 |
SE7603510L (en) | 1976-09-22 |
BE839856A (en) | 1976-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS51127682A (en) | Manufacturing process of semiconductor device | |
JPS5284981A (en) | Production of insulated gate type semiconductor device | |
JPS51123562A (en) | Production method of semiconductor device | |
JPS5425171A (en) | Manufacture of field effect semiconductor device | |
FR2305022A1 (en) | Field effect transistors prodn - with short channel between source and drain | |
ATE26897T1 (en) | METHOD OF MAKING COMPLEMENTARY METAL OXIDE SEMICONDUCTOR STRUCTURES. | |
JPS5362985A (en) | Mis type field effect transistor and its production | |
JPS5253658A (en) | Method of introducing impurity into semiconductor | |
JPS5242079A (en) | Process for producing semiconductor | |
JPS5437584A (en) | Field effect semiconductor device of insulation gate type | |
JPS5225582A (en) | Production method of semiconductor device | |
JPS5341985A (en) | Vertical type field effect transistor and its production | |
JPS5244188A (en) | Semiconductor integrated circuit and process for production of the sam e | |
JPS5245885A (en) | Semiconductor integrated circuit device and process for production of same | |
JPS5415681A (en) | Manufacture of field effect transistor | |
JPS5229181A (en) | Method for production of vertical field effect semiconductive device | |
JPS5278381A (en) | Production of field effect semiconductor device | |
JPS52137269A (en) | Semiconductor device | |
JPS5214380A (en) | Method for production of silicon gate mos transistor | |
JPS5275277A (en) | Production of vertical junction type field effect transistor | |
JPS5389376A (en) | Production of semiconductor device | |
JPS5282078A (en) | Production of mos transistor | |
JPS539488A (en) | Production of semiconductor device | |
JPS53101265A (en) | Ion injection method | |
JPS5242368A (en) | Process for production of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |