(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



English

(10) International Publication Number WO 2010/034526 A1

(43) International Publication Date 1 April 2010 (01.04.2010)

- (51) International Patent Classification: H04R 19/04 (2006.01)
- (21) International Application Number:

PCT/EP2009/053458

(22) International Filing Date:

24 March 2009 (24.03.2009)

(25) Filing Language:

(26) Publication Language: English

(30) Priority Data:


24 September 2008 (24.09.2008) 61/099,660 US 12/266,894 7 November 2008 (07.11.2008) US

- (71) Applicant (for all designated States except US): SONY ERICSSON MOBILE COMMUNICATIONS AB [SE/ SE]; S-221 88 Lund (SE).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): KÖRNER, Peter [SE/SE]; Nils Bjelkegatan 3 a, S-222 20 Lund (SE). UL-LÉN, Kaj [SE/SE]; Morkullevägen 20, S-237 36 Bjärred (SE).

- (74) Agent: ANDERSSON, Björn; P.O. Box 793, S-220 07 Lund (SE).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available); AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: CIRCUIT ARRANGEMENT FOR PROVIDING AN ANALOG SIGNAL, AND ELECTRONIC APPARATUS



(57) Abstract: A circuit arrangement for providing an analog signal is disclosed. The circuit arrangement comprises a biasing resistor; an analog input arrangement; and a signal output, wherein the biasing resistor and the analog input arrangement are connected in series between a supply voltage and a reference voltage, and the signal output is connected such that the alternating voltage over the biasing resistor is provided as an output signal. An electronic apparatus comprising such a circuit arrangement is also disclosed.



Published:

— with international search report (Art. 21(3))

TITLE: CIRCUIT ARRANGEMENT FOR PROVIDING AN ANALOG SIGNAL, AND ELECTRONIC APPARATUS

5 Technical field

The present invention relates to a circuit arrangement for providing an analog signal, and an electronic apparatus comprising such a circuit arrangement.

Background

10

15

20

25

30

35

Input devices, such as microphones or other devices providing an analog signal sensitive to introduced noise, relying on an applied bias voltage may face electromagnetic compatibility problems. Also noise components in the supply voltage may introduce noise. High currents to other parts of a device may give rise to voltage fluctuations, which in the case of microphones, can be discovered in the microphone signal as for example low frequency noise, often called "bumble bee" sound. These effects normally have to be dealt with by well-balanced designs of how wires and components are positioned and circuitry and signal processing for attenuating known noise. US 6,978,029 B1 discloses a condenser microphone apparatus which is used for a radio apparatus and adapted to reduce noise due to radiation of a high frequency signal of a transmitting unit. A series resistor is provided between a drain and a source of an field effect transistor and a microphone output transmission line to prevent a high frequency voltage from being increased due to resonance of a bypass capacitor and microphone transmission line.

However, there is a desire to provide an alternative approach to reduce these interfering effects at an input of a signal amplifier receiving the signal from the analog device.

Summary

The present invention is based on the understanding that at least some of the effects occur due to fluctuations in biasing of input devices, both in sense of a provided biasing voltage, but also in sense of a reference voltage, such as ground or an intermediate reference voltage between a positive and a negative voltage level of a power supply. The present invention is also based on the understanding that provision of the analog signal output to an amplifier, taken over the high impedance field effect transistor contributes to taking up a considerable amount

10

15

20

25

30

35

of the noise, while an analog signal taken over a series resistor, which is also used for the biasing and having a considerable lower impedance than the arrangement with the analog input and the field effect transistor, reduces the noise component provided to the amplifier.

According to a first aspect, there is provided a circuit arrangement for providing an analog signal. The circuit arrangement comprises a biasing resistor; an analog input arrangement; and a signal output, wherein the biasing resistor and the analog input arrangement are connected in series between a supply voltage and a reference voltage, and the signal output is connected such that the alternating voltage over the biasing resistor is provided as an output signal.

The analog input arrangement may comprise a field effect transistor having its drain and source connected to terminals of the analog input arrangement; and a capacitive sensor connected between gate and source of the field effect transistor. The capacitive sensor may be any of a condenser microphone, a microelectromechanical system sensor, and a liquid capacitive inclinometer. The capacitive sensor may be substituted by an electronic circuit or device providing input over the gate and source of the field effect transistor.

The circuit arrangement may further comprise a transistor connected between the biasing resistor and the analog input arrangement with the collector of the transistor connected to the biasing resistor, the emitter of the transistor connected to the analog input arrangement, and the base connected to a voltage for providing a bias point such that a signal swing of the output signal at the connection to the biasing resistor is provided.

The reference voltage may be ground and the supply voltage may be a negative voltage, and the biasing resistor may be connected to the reference voltage and the analog input arrangement may be connected to the supply voltage.

The reference voltage may be ground and the supply voltage may be a positive voltage, and the biasing resistor may be connected to the supply voltage and the analog input arrangement may be connected to the reference voltage.

The signal output may comprise connections to respective terminals of the biasing resistor, and at least one of the connections may comprise a capacitor for alternating current coupling of the output signal.

According to a second aspect, there is provided an electronic apparatus comprising a circuit arrangement according to the first aspect.

10

15

35

The electronic apparatus may be any of a headset, a communication apparatus, and a user interaction device, or any combination thereof.

Brief description of drawings

Fig. 1 is a diagram schematically illustrating a circuit arrangement with an analog input arrangement and a biasing arrangement according to prior art.

Fig. 2 is a diagram schematically illustrating an exemplary analog input arrangement with an analog input and a field effect transistor.

Fig. 3 is a diagram schematically illustrating an equivalent circuit to the arrangement with the analog input and the field effect transistor.

Fig. 4 is a diagram schematically illustrating an analog input arrangement with biasing arrangement according to an embodiment.

Fig. 5 is a diagram schematically illustrating an analog input arrangement with biasing arrangement according to an embodiment.

Fig. 6 is a diagram schematically illustrating an analog input arrangement with biasing arrangement according to an embodiment.

Fig. 7 illustrates an apparatus according to an embodiment.

Detailed description

Fig. 1, which is provided for facilitating understanding of the principles of the invention, is a diagram schematically illustrating a circuit arrangement 100 with biasing arrangement 102 according to prior art. The biasing arrangement 102 comprises a biasing resistor connected to a supply voltage 104 and to an analog input arrangement 106. The analog input arrangement 106 is connected to a reference voltage 108, e.g. ground, such that the biasing arrangement 102 and the analog input arrangement 106 are connected in series between the supply voltage 104 and the reference voltage 108. The signal over the analog input arrangement 106 is connected by a signal output 110 to provide an output signal from the circuit arrangement 100. The signal output 110 preferably comprises a capacitor 112 for alternating current (AC) coupling of the output signal.

Any unwanted AC components of the supply voltage 104, which ideally should have pure direct current (DC) properties, will propagate through the series coupling 102, 106 and the signal output 110 and add noise to the output signal.

Fig. 2 is a diagram schematically illustrating an exemplary analog input arrangement 200 with an analog input 202 and a field effect transistor (FET) 204.

10

15

20

25

30

The FET has its drain and source connected to terminals 206, 208 of the analog input arrangement 200. The analog input 202 is preferably a capacitive sensor connected between gate and source of the FET 204. The capacitive sensor can for example be a condenser microphone, a microelectromechanical system sensor, or a liquid capacitive inclinometer. Upon registration of a physical phenomenon, such as sound, force or inclination, the capacitance of the analog input 202 changes. Thus, an applied charge, which is provided by the biasing arrangement as demonstrated above, on the analog input 202 causes the voltage over the analog input 202 to change. The analog input 202 can also be an electronic circuit or device providing input over the gate and source of the field effect transistor.

Fig. 3 is a diagram schematically illustrating an equivalent circuit 300 to the analog input arrangement 200 discussed with reference to Fig. 2. The analog input arrangement 200 can be seen as a current source 302 having very high signal impedance 304, which is normally much higher than a biasing resistor. If applied in a circuit arrangement as illustrated in Fig. 1, most of the noise of the supply voltage will be present over this equivalent high signal impedance 304.

Fig. 4 is a diagram schematically illustrating a circuit arrangement 400 according to an embodiment. The circuit arrangement 400 comprises a biasing arrangement 402. The biasing arrangement 402 comprises a biasing resistor connected to a reference voltage 404, e.g. ground, and to an analog input arrangement 406. The analog input arrangement 406 is connected to a supply voltage 408, which preferably have a lower voltage than the reference voltage 404, e.g. a negative voltage if the reference voltage is ground, such that the biasing arrangement 402 and the analog input arrangement 406 are connected in series between the reference voltage 404 and the supply voltage 408. The signal over the biasing resistor 402 is connected by a signal output 410 to provide an output signal from the circuit arrangement 400. The signal output 410 preferably comprises a capacitor 412 for AC coupling of the output signal. The analog input arrangement 406 is preferably according to any of the examples described with reference to Fig. 2.

The configuration of Fig. 4 implies that inherent properties of the analog input arrangement 406, as demonstrated with reference to Fig. 3, provides for a rejection of noise present in the supply voltage 408. A noise rejection of typically

10

15

20

25

30

35

26 dB can be achieved. A substantive common mode rejection can also be achieved.

Fig. 5 is a diagram schematically illustrating a circuit arrangement 500 according to an embodiment. The circuit arrangement 500 comprises a biasing arrangement 502. The biasing arrangement 502 comprises a biasing resistor connected to a supply voltage 504, and to an analog input arrangement 506. The analog input arrangement 506 is connected to a reference voltage 508, e.g. ground, which preferably have a lower voltage than the supply voltage 504, such that the biasing arrangement 502 and the analog input arrangement 506 are connected in series between the supply voltage 504 and the reference voltage 508. The signal over the biasing resistor 502 is connected by a signal output 510 to provide an output signal from the circuit arrangement 500. The signal output 510 preferably comprises capacitors 512, 514 for AC coupling of the output signal. The analog input arrangement 506 is preferably according to any of the examples described with reference to Fig. 2.

The configuration of Fig. 5 implies that inherent properties of the analog input arrangement 506, as demonstrated with reference to Fig. 3, provides for a rejection of noise present in the supply voltage 504 since only a minor part is present over the biasing resistor 502 since it has much lower impedance compared to the impedance of the analog input arrangement 506. A similar effect as the one demonstrated for the circuit arrangement 400 of Fig. 4 is achieved.

For any of the configurations demonstrated with reference to Figs 4 and 5, an effect is achieved by getting the signal over a biasing resistor. However, similar effect can be achieved by configurations giving equal electrical properties, such as arranging voltages as a positive and a negative supply voltage, changing positions of any component, substituting a component with another having similar properties, or adding elements for tuning of the circuit. The biasing arrangement 402, 502 need not be arranged in the same device as the analog input arrangement 406, 506 if they are used in connected and interacting devices, such as a headset connected to a mobile phone.

Fig. 6 is a diagram schematically illustrating a circuit arrangement 600 according to an embodiment. Here it should be noted that the illustrated example is based on the configuration of Fig. 5, but with additional features. However, similar example with the additional features is equally feasible if based on the configuration of Fig. 4. The circuit arrangement 600 comprises a biasing

10

15

20

25

30

arrangement 602. The biasing arrangement 602 comprises a biasing resistor connected to a supply voltage 604. An analog input arrangement 606 is connected to a reference voltage 608, e.g. ground, which preferably have a lower voltage than the supply voltage 604. A transistor 610 is connected between the biasing resistor 602 and the analog input arrangement 606 with the collector of the transistor 610 connected to the biasing resistor 602, the emitter of the transistor connected to the analog input arrangement 606, such that the biasing arrangement 602, the transistor 610 and the analog input arrangement 606 are connected in series between the supply voltage 604 and the reference voltage 608. The signal over the biasing resistor 602 is connected by a signal output 612 to provide an output signal from the circuit arrangement 600. The signal output 610 preferably comprises capacitors 614, 616 for AC coupling of the output signal. The analog input arrangement 606 is preferably according to any of the examples described with reference to Fig. 2. The base of the transistor 610 is connected to a voltage, e.g. provided by a voltage divider 618, 620, for providing a bias point such that a signal swing of the output signal at the connection to the biasing resistor 602 is provided.

In the configuration of Fig. 6, considering the configuration of the analog input arrangement 200 demonstrated with reference to Fig. 2, the transistor 610 and the FET 204 will be in cascode, which has been found to be beneficial. The signal of the analog input arrangement 606 is no longer superposed on its driving voltage. If the base of the transistor 610 is properly connected to a low impedance 620, the transistor 610 will work as an emitter follower, which has low impedance at its emitter, which provides the driving voltage to the analog input arrangement 606. The signal from the analog input arrangement 606 will be present at the collector of the transistor 610, and by the properly applied voltage to the base, the collector will swing to provide the output signal over the biasing resistor 602. The voltage to the base of the transistor 610 can be controlled to achieve further effects, such as adapting sensitivity of the analog input arrangement. In the illustration of Fig. 6, the transistor 610 is a bipolar npn transistor, which is particularly beneficial since it provides low output impedance and good control properties regarding voltage applied on the base. However, if high power is to be output or for other reasons, a more robust transistor or another suitable active device such as a MOSFET can be used.

10

Fig. 7 illustrates an electronic apparatus 700 according to an embodiment, where the principles of the invention are applicable. The electronic apparatus 700 can for example be a mobile phone or a media player/recorder. The apparatus 700 comprises a main body 702 having power source, circuitry, user interface, etc. The user interface can comprise a keypad 704, a display 706, an analog input arrangement 708, such as a microphone or other sensor, and a speaker 710. The apparatus can also comprise a connector 712 to which an external analog input arrangement 714, such as a microphone or other sensor, and external speakers 716, 716', e.g. forming a headset 718, can be connected by a connector 720 of the headset 718. The connectors 712, 720 are arranged to mate each other and provide electrical contacts between the main body circuitry and the input and output devices 714, 716, 716' of the headset 718 for input and output of signals.

10

15

CLAIMS

- 1. A circuit arrangement for providing an analog signal, the circuit arrangement comprising
 - a biasing resistor;
 - an analog input arrangement; and
 - a signal output,

wherein the biasing resistor and the analog input arrangement are connected in series between a supply voltage and a reference voltage, and

the signal output is connected such that the alternating voltage over the biasing resistor is provided as an output signal.

- 2. The circuit arrangement according to claim 1, wherein the analog input arrangement comprises
- a field effect transistor having its drain and source connected to terminals of the analog input arrangement; and
 - a capacitive sensor connected between gate and source of the field effect transistor.
- 3. The circuit arrangement according to claim 2, wherein the capacitive sensor is any of a condenser microphone, a microelectromechanical system sensor, and a liquid capacitive inclinometer.
- 4. The circuit arrangement according to any of claims 1 to 3, further comprising a transistor connected between the biasing resistor and the analog input arrangement with the collector of the transistor connected to the biasing resistor, the emitter of the transistor connected to the analog input arrangement, and the base connected to a voltage for providing a bias point such that a signal swing of the output signal at the connection to the biasing resistor is provided.
 - 5. The circuit arrangement according to any of claims 1 to 4, wherein the reference voltage is ground and the supply voltage is a negative voltage, and the biasing resistor is connected to the reference voltage and the analog input arrangement is connected to the supply voltage.


30

10


15

- 6. The circuit arrangement according to any of claims 1 to 4, wherein the reference voltage is ground and the supply voltage is a positive voltage, and the biasing resistor is connected to the supply voltage and the analog input arrangement is connected to the reference voltage.
- 7. The circuit arrangement according to any of claims 1 to 6, wherein the signal output comprises connections to respective terminals of the biasing resistor, and at least one of the connections comprises a capacitor for alternating current coupling of the output signal.
- 8. An electronic apparatus comprising a circuit arrangement according to any of claims 1 to 7.
- 9. The electronic apparatus according to claim 8, being any of a headset, a communication apparatus, and a user interaction device, or any combination thereof.


WO 2010/034526 PCT/EP2009/053458



WO 2010/034526 PCT/EP2009/053458



WO 2010/034526 PCT/EP2009/053458



INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2009/053458

		PC	CT/EP2009/053458	
A. CLASSI INV.	IFICATION OF SUBJECT MATTER H04R19/04			
According to	o International Patent Classification (IPC) or to both national class	ification and IPC		
	SEARCHED			
	ocumentation searched (classification system followed by classific H04M H04R	ation symbols)	·	
Desumente	tion accepted attention minimum documentation to the ardent the	st and alcomoute are included	in the fields accepted	
Documenta	tion searched other than minimum documentation to the extent the	at such documents are included	in the fields searched	
Electronic d	data base consulted during the international search (name of data	base and, where practical, sear	rch terms used)	
EPO-In	ternal, WPI Data			
•	•			
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT			
Category*	Citation of document, with indication, where appropriate, of the	relevant passages	Relevant to claim No.	
Χ.	US 6 842 525 B1 (MELLOT PASCAL 11 January 2005 (2005-01-11)	[FR])	1-9	
	abstract			
	figure 2			
	column 1, lines 22-31 column 2, lines 1-11			
	column 2, lines 46-67			
X	EP 0 546 571 A (NIPPON ELECTRIC CO [JP]) 16 June 1993 (1993-06-16) abstract figures 1,2 column 2, line 18 - column 4, line 17		1-9	
		-/		
		-/		
X Furti	her documents are listed in the continuation of Box C.	X See patent family a	nnex	
* Special c	categories of cited documents :	"T" later document published	after the international filing date	
	ent defining the general state of the art which is not dered to be of particular relevance	cited to understand the	in conflict with the application but principle or theory underlying the	
	document but published on or after the International	invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to		
'L' docume	ent which may throw doubts on priority claim(s) or Is cited to establish the publication date of another	involve an inventive ste	p when the document is taken alone	
citatio	n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or	cannot be considered to	elevance; the claimed invention o involve an inventive step when the with one or more other such docu—	
other r	means		on being obvious to a person skilled	
	ent published prior to the international filling date but han the priority date claimed	"&" document member of the	e same patent family	
Date of the	actual completion of the international search	Date of mailing of the int	ernational search report	
1	6 October 2009	22/10/2009		
Name and r	mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer	•	
	NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040,	Niederholz	Jürgen	
	NL – 2280 HV Rijswijk	Niederholz	. Jürgen	

INTERNATIONAL SEARCH REPORT

International application No PCT/EP2009/053458

C(Continua	tion). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages		
4	US 2004/208327 A1 (HENSON MATTHEW BRADY [US] ET AL) 21 October 2004 (2004-10-21) abstract figure 3 page 1, paragraph 7-9 page 3, paragraphs 28,29		1-9
4	US 2006/147061 A1 (NIWA FUMIYUKI [JP] ET AL) 6 July 2006 (2006-07-06) the whole document		1-9
A	US 6 580 797 B1 (PAPADOPOULOS COSTAS [US] ET AL) 17 June 2003 (2003-06-17) the whole document		1-9

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/EP2009/053458

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 6842525	B1	11-01-2005	FR 2789242 A1	04-08-2000
EP 0546571	A	16-06-1993	AU 662186 B2 AU 3005992 A JP 2734265 B2 JP 5167358 A	24-08-1995 17-06-1993 30-03-1998 02-07-1993
US 2004208327	Αĺ	21-10-2004	NONE	
US 2006147061	A1	06-07-2006	KR 20060080894 A	11-07-2006
US 6580797	B1	17-06-2003	NONE	