## (12) UK Patent Application (19) GB (11) 2 416 650

(43) Date of A Publication

01.02.2006

0514916.6 (21) Application No:

(22) Date of Filing: 20.07.2005

(30)Priority Data: (31) 10897729

(32) 23.07.2004 (33) US

(71) Applicant(s): **Hewlett-Packard Development Company** L.P., 20555 S.H.249, Houston, Texas 77070, United States of America

(72) Inventor(s): Richard W Adkisson

(74) Agent and/or Address for Service: Williams Powell Morley House, 26-30 Holborn Viaduct, LONDON, EC1A 2BP, United Kingdom G06F 1/12 (2006.01)

(52) UK CL (Edition X ): **H4P** PSEX **G4A** AFT


Documents Cited:

JP 100303874 A GB 2401448 A US 6724850 B1 US 20020196886 A1

(58) Field of Search: UK CL (Edition X) G4A, H4P INT CL7 G06F, H03L, H04L

Other: Online: WPI, EPODOC, INSPEC

- Abstract Title: Generating two synchronisation pulses when two clock signals with different frequencies have coincident edges, to aid data transfer between clock domains
- (57) This invention concerns the generation of synchronisation pulses which are suitable for controlling data transfer between first circuitry (103A, Fig. 1) disposed in a first clock domain and second circuitry (103B, Fig. 1) disposed in a second clock domain. A sync circuit portion 900 receives a valid edge signal (edge valid) indicative of coincident edges between a first clock signal (108, Fig. 1) of the first domain and a second clock signal (106, Fig. 1) of the second domain. Preferably the sync circuit also has a ratio input which indicates the frequency relationship between the two clock signals. The sync circuit generates a start sync signal centred on the coincident edges. The start sync signals triggers first and second sync generators 902, 904. The first sync generator generates synchronisation pulses (sync 1) in the first clock domain and the second sync generator generates synchronization pulses (sync\_c) in the second clock domain.






FIG. 1




FIG. 2







FIG. 3

FIG. 4












FIG. 7A

FIG. 7B

FIG. 8








FIG. 11

## 15/17




FIG. 12




FIG. 13

pd\_cf1\_ff Fg pd\_cf2\_ff pd\_cf3\_ff pd\_cf4\_ff cf\_edge cf\_edge\_ff[0] cf\_edge\_ff[1]

cycle

link\_clock | core\_clock

FIG. 14A




FIG. 14B

Digital electronic systems, e.g., computer systems, often need to communicate using different interfaces, each running at an optimized speed for increased performance. Typically, multiple clock signals having different frequencies are utilized for providing appropriate timing to the interfaces. Further, the frequencies of such clock signals are generally related to one another in a predetermined manner. For example, a link or system clock running at a particular frequency  $(F_1)$  may be utilized as a master clock in a typical computer system for providing a time base with respect to a specific portion of its digital circuitry. Other portions of the computer system's digital circuitry (such as a core segment and the logic circuitry disposed thereon) may be clocked using timing signals derived from the master clock wherein the derived frequencies  $(F_d)$ follow the relationship:  $F_1/F_d \ge 1$ .

Because of the asynchronous — although related — nature of the constituent digital circuit portions, synchronizer circuitry is often used in computer systems to synchronize data transfer operations across a clock domain boundary so as to avoid timing-related data errors. Such synchronizer circuitry is typically required to possess low latency (which necessitates precise control of the asynchronous clocks that respectively clock the circuit portions in two different clock domains). Typically, phase-locked loops (PLLs) are utilized in conventional synchronizer circuitry arrangements to produce clocks of different yet related frequencies. Synchronization pulse generation having

۱

phase detection capability and drift tolerance would be beneficial in applications where PLLs are deficient.

A drift-tolerant sync generation circuit and sync generation method are disclosed for a sync pulse generator that is operable in a clock synchronizer which effectuates data transfer between first circuitry disposed in a first clock domain and second circuitry disposed in a second clock domain. The first clock domain is operable with a first clock signal and the second clock domain is operable with a second clock signal. A sync circuit portion, responsive to a valid edge signal indicative of coincident edges between the first and second clock signals, is operable to generate based upon the ratio a start sync signal substantially centered around the coincident edges. A first sync generator, responsive to the start sync signal, is operable to generate synchronization pulses in the first clock domain. A second sync generator, responsive to the start sync signal, is operable to generate synchronization pulses in the second clock domain.

. FIG. 1 depicts a block diagram of an embodiment of a synchronizer system for effectuating data transfer across a clock boundary;

FIG. 2 depicts a functional block diagram of one embodiment of a sync pulse generator operable with the synchronizer system shown in FIG. 1;

- FIG. 3 depicts a schematic diagram of one embodiment of phase detection circuitry of the sync pulse generator shown in FIG. 2;
- FIG. 4 depicts a timing diagram associated with the phase detection circuitry of FIG. 3;
- FIG. 5A depicts a schematic diagram of a portion of one embodiment of validation circuitry of the sync pulse generator shown in FIG. 3;
- FIG. 5B depicts a schematic diagram of another portion of the validation circuitry illustrated in FIG. 5A;
- FIG. 5C depicts a schematic diagram of another portion of the validation circuitry illustrated in FIG. 5A;
- FIG. 6 depicts a timing diagram illustrating different skews that may associated with clock signals;
- FIG. 7A depicts a table further illustrating the different skews associated with rising clock edges of the clock signals;
- FIG. 7B depicts a table further illustrating the different skews associated with falling clock edges of the clock signals;
- FIG. 8 depicts a table illustrating the different skews associated with the rising and falling clock edges relative to operational modes of the validation circuitry;
- FIG. 9 depicts a block schematic diagram of one embodiment of sync generation circuitry;
- FIG. 10 depicts a timing diagram associated with the sync generation circuitry of FIG. 9;
- FIG. 11 depicts a flow chart of one embodiment of a sync pulse generation method;

FIG. 12 depicts a flow chart of one embodiment of a phase detection method;

FIG. 13 depicts a flow chart of one embodiment of a sync generation method;

 $\,$  FIG. 14A depicts a portion of an additional timing diagram associated with one embodiment of the sync pulse generator of FIG. 2; and

 $\,$  FIG. 14B depicts another portion of the timing diagram presented in FIG. 14A.

In the drawings, like or similar elements are designated with identical reference numerals throughout the several views thereof, and the various elements depicted are not necessarily drawn to scale. Referring now to FIG. 1, therein is depicted an embodiment of a synchronizer system 100 for effectuating data transfer across a clock boundary between a first clock domain (i.e., "fast clock domain") having N clock cycles and a second clock domain (e.g., "slow clock domain") having M clock cycles such that N/M > 1. Typically, M = (N - 1), and by way of exemplary implementation, the synchronizer system 100 may be provided as part of a computer system for transferring data between a faster clock domain (e.g., operating with a link clock signal of 333 MHz) and a slower clock domain (e.g., operating with a core clock signal of 267 MHz), with a 5:4 frequency Accordingly, for purposes of this present patent application, the terms "first clock" and "link clock" will be used synonymously with respect to a fast clock domain; likewise, the terms "second clock" and "core clock" will be

used with respect to a slow clock domain. It should be appreciated, however, that the synchronizer pulse generator (or, sync pulse generator) described herein may have applications with respect to other clock domains, such as a core clock/bus clock domain interface, for example.

A phase-locked loop (PLL) circuit 104 is operable to generate a link clock (i.e., first clock) signal 108 (designated as link\_clock) based on a system clock 109 (designated as sys\_clk) provided thereto. The PLL circuit 104 is also operable to generate a core clock (i.e., second clock) signal 106 (designated as core\_clock) based on the system clock signal. Each of the core\_clock 106 and link\_clock signals 108 is first provided to a respective clock distribution tree block for generating a distributed clock signal that is provided to various parts of a synchronizer/controller block 102 provided for synchronizer system 100. Reference numeral 112 refers to the clock distribution tree operable with the core\_clock signal 106 to generate the distributed core\_clock signal, which is labeled as "c" and shown with reference numeral 106' in FIG. Likewise, reference numeral 114 refers to the clock distribution tree 114 operable with the link\_clock signal 108 to generate the distributed link\_clock signal, which is labeled as "1" and shown with reference numeral 108' in FIG. 1. As one skilled in the art should readily recognize, the distributed clock signals are essentially the same as the input clock signals. Accordingly, the system clock signal 109, core\_clock signal 106 and its distributed counterpart c 106' are treated equivalently hereinafter.

link\_clock signal 108 and its distributed counterpart 1 108'
are similarly treated as equivalent.

A synchronization (SYNC) pulse generation circuit 116 is operable responsive to the clock signals 106, 108, to generate a pair of SYNC pulses that are forwarded to appropriate domains of the synchronizer controller circuitry. The SYNC pulses, which are designated sync\_c 118 and sync\_1 120, provide a reference point for coordinating data transfer operations and are driven HIGH when the link\_clock and core\_clock signals have coincident rising edges. The two clock signals 106, 108 and SYNC pulse signals are provided to the synchronizer/controller block 102 that straddles the clock boundary between the first clock domain (i.e., link clock domain) and the second clock domain (i.e., core clock domain) for effectuating data transfer across the boundary. Reference numerals 103A and 103B refer to circuitry disposed in the first and second clock domains, respectively, e.g., link clock domain logic and core clock domain logic, that transmit and receive data therebetween as facilitated via synchronizers 105A and 105B, which will be described in greater detail hereinbelow.

A link clock synchronizer controller 122 is operable responsive to the distributed link\_clock, 1 108', and sync\_l pulse 120 to generate a plurality of synchronizer control signals, a portion of which signals are directed to a first synchronizer circuit means 105A operating to control data transfer from first circuitry 103A (i.e., link clock domain logic) to second circuitry 103B (i.e., core clock domain logic). Reference numeral 132 refers to the signal path of this portion of control signals emanating from the

link clock synchronizer controller 122. Another portion of the synchronizer control signals generated by the link clock synchronizer controller 122 are directed (via signal path 134) to a second synchronizer circuit means 105B operating to control data transfer from second circuitry 103B to first circuitry 103A. Consistent with the nomenclature used in the present patent application, the first and second synchronizer circuits may also be referred to as link-to-core synchronizer and core-to-link synchronizer circuits, respectively. addition, the core clock synchronizer controller 124 also generates a set of inter-controller control signals that are provided to the first synchronizer controller 122 (i.e., link clock synchronizer controller) such that both controllers can work together. Reference numeral 128 refers to the signal path of the inter-controller control signal(s) provided between the link clock synchronizer 122 and the core clock synchronizer controller 124.

Similar to the operation of the link clock synchronizer controller 122, the core clock synchronizer controller 124 is operable responsive to the distributed core\_clock, c 106', inter-controller control signals and sync\_c pulse 118 to generate a plurality of synchronizer control signals, a portion of which signals are directed to the first synchronizer circuit means 105A and another portion of which signals are directed to the second synchronizer circuit means 105B. Reference numerals 138 and 140 refer to the respective signal paths relating to these control signals.

The link clock synchronizer controller 122 is also operable to generate data transmit/receive control signals

that are provided to the link clock domain logic 103A via signal path 136 in order that the link clock domain logic 103A knows when it can send data to the core clock domain logic 103B (i.e., valid TX operations) and when it can receive data from the core clock domain logic 103B (i.e., valid RX operations).

Additionally, an optional phase detector 130 detects phase differences (i.e., skew) between the two clock signals by operating responsive to the sampled link\_clock and core\_clock signals. This information is provided to the link clock synchronizer controller 122, which can compensate for the skew or determine appropriate times to coordinate with the core clock synchronizer controller 124. Further details regarding the various sub-systems described hereinabove may be found in the following commonly owned co-pending patent application: PROGRAMMABLE CLOCK SYNCHRONIZER, filed July 30, 2003; Application No. 10/630,159 (Docket No. 200207722-2), in the name(s) of: Richard W. Adkisson; which is hereby incorporated by reference for all purposes.

As set forth above and in the cross-referenced U.S. patent application, the synchronizer system 100 may be programmed for different skew tolerances and latencies, so that data transfer at high speeds can proceed properly even where there is a high skew or requirement of low latency. Further, the synchronizer system 100 can operate with any two clock domains having a ratio of N first clock cycles to M second clock cycles, where  $N/M \geq 1$ . It should be appreciated that the synchronizer system 100 is presented by way of example and not by way of limitation. The synchronizer system 100 is one embodiment of a synchronizer system in

which the sync pulse generation circuit 116 may be utilized. In this general regard, the link clock synchronizer controller 122, core clock synchronizer controller 124, link domain logic 103A, and first synchronizer 105A effectuate first synchronization circuitry which transfers data from the link clock domain to the core clock domain. Likewise, link clock synchronizer controller 122, core clock synchronizer controller 124, core domain logic 103B, and second synchronizer 105B effectuate second synchronization circuitry which transfers data from the core clock domain to the link clock domain.

2 depicts a schematic diagram of embodiment of the sync pulse generator 116 which includes internal phase detection circuitry 200, validation circuitry 202, and a sync generation circuit 204. The phase detection circuitry 200 includes a phase detector circuit 206 that is operable to sample the link clock signal with the core clock signal to determine coincident rising edges of the link and core clock signals. As illustrated, a cr edge signal (a first sampled clock signal) and a cf edge signal (a second sampled clock signal) asserted by the phase detector circuit are indicative of the coincident rising edges. Specifically, the cr edge signal is generated by sampling the link clock signal with the rising edge of the core clock signal. In one embodiment, the cr edge signal having a zero-to-one transition therein is asserted prior to an occurrence of the coincident rising edges between the link and core clock signals. On the other hand, the cf edge signal is asserted upon sampling the link clock signal with the falling edge of the core clock signal. In one embodiment, similar to the

cr\_edge signal, the cf\_edge signal having a one-to-zero transition therein is asserted prior to an occurrence of the coincident rising edges in the link and core clock signals.

The phase detection circuitry 200 also includes a staging register portion 208 which receives the cr\_edge and cf\_edge signals from the phase detector circuit 206. The staging register portion 208 may include any number of delay registers which appropriately delay the cr\_edge and cf\_edge signals before the signals are processed by the validation circuitry 202. As will be explained in further detail hereinbelow, the number of registers employed is related to the ratio of the clock cycles between the link clock domain and the core clock domain. For example, in the case of a 5:4 ratio between the link clock domain and the core clock domain, six registers, i.e., registers 0 through 5, may be appropriate.

The validation circuitry 202 includes a valid edge detect circuit 210 and a timeout counter 212 having a register 214. The valid edge detect circuit 210 receives the delayed cr\_edge and cf\_edge signals as well as a ratio signal indicative of the ratio between the link clock and the core clock signals. Additionally, a mode signal is driven to the valid edge detect circuit to select the appropriate level of skew tolerance. In one embodiment, the mode signal is programmable. As will be further explained, the valid edge detect circuit 210 validates the coincident edges, e.g., coincident rising edges indicated by the cr\_edge and cf\_edge signals, based upon skew tolerance between the first and second clock signals. For example, in one exemplary mode of

operation, the valid edge detect circuit 210 is operable to compensate for a skew of less than the following:

(period of the core clock signal)/2 - (period of the link clock signal)/2

In another exemplary mode of operation, the valid edge detect circuit 210 and timeout counter 212 are operable to compensate for a skew of less the following:

(period of the core clock signal) - (period of the link clock signal)

Upon validating the coincident rising edges, the valid edge detect circuit 210 drives a valid edge signal; namely, edge\_valid, which is received by the sync generation circuit 204 that generates synchronization pulses in both the link clock domain and core clock domain. The sync generation circuit 204 utilizes the ratio signal in conjunction with the edge\_valid signal and a feedback loop to continuously generate the synchronization pulses in both the core and link clock domains. The synchronization pulses generated in the link clock domain are indicated as sync\_1. Similarly, the synchronization pulses generated in the core clock domain are indicated as sync\_1.

FIG. 3 depicts a block schematic diagram of one embodiment of a circuit portion 300 that includes the phase detection circuitry 200 operable to provide an indication of the coincident rising edges between the clocks used in the synchronizer system 100. As previously discussed, the phase

detection circuitry 200 comprises phase detector circuit 206 and delay block 208 including at least one register. general, the phase detector circuit 206 employs the rising and falling edges of the non-distributed core\_clock 106 to sample the non-distributed link\_clock 108. implementation, the equivalent distributed clock signals may be used instead. Accordingly, by way of illustrative implementation, the link\_clock 1 108' is sampled by at least one first flip flop clocked on the rising edge of the core\_clock c 106'. As illustrated, flip flops 302 and 304 sample the link\_clock 1 108' with the rising edge of the core\_clock c 106'. By employing two flip flops for sampling, the phase detector circuit 206 is able to decrease metastability. Flip flop 302 asserts the sampled link clock 1 108' signal as a pd\_crl\_ff signal which is sampled via the flip flop 304 and asserted as a pd\_cr2\_ff signal. flop 306 maintains timing by staging the pd\_cr2\_ff signal such that a pd\_cr3\_ff signal is asserted which is driven to a flip flop 308 and an AND gate 310. The AND gate 310 has a second input, which is inverted, supplied by a pd\_cr4\_ff signal generated by the flip flop 308. The AND gate 310 asserts the cr\_edge signal when the pd\_cr3\_ff signal is asserted and the pd\_cr4\_ff signal is deasserted. Hence the cr\_edge signal is asserted having a zero-to-one transition that is indicative of coincident rising edges between the first and second clock signals. The cr\_edge signal is driven to the delay register block 208 which, as illustrated, includes a sequence of flip flops 312-322 each having a tap that provides an input to the valid edge detector circuit 210. Specifically, the flip flop 312 receives the cr\_edge

signal and asserts a cr\_edge\_ff[0] signal which is sent to the flip flop 314 and the valid edge detector circuit 210. Similarly, the flip flop 314 asserts a cr\_edge\_ff[1] signal, the flip flop 316 asserts a cr\_edge\_ff[2] signal, the flip flop 318 asserts a cr\_edge\_ff[3] signal, the flip flop 320 asserts a cr\_edge\_ff[4] signal, and the flip flop 322 asserts a cr\_edge\_ff[5] signal. In one embodiment, the asserted sampled clock signal (i.e., cr\_edge) may be registered N+1 times, wherein, for example, N+1 is 6 if 5:4 is the largest ratio detected. Taps are selected off the registers and implemented by the valid edge detector circuit 210 using a scheme that will be described in greater detail hereinbelow.

Similarly, the link\_clock 1 108' is sampled by at least one second flip flop clocked on the falling edge of the core\_clock c 106'. As illustrated, flip flops 324 and 326 sample the link\_clock 1 108' with the falling edge of the core\_clock c 106'. Flip flop 324 asserts the sampled link\_clock 1 108' signal as a pd\_cf1\_ff signal which is sampled and asserted by the flip flop 326 as a pd\_cf2\_ff A flip flop 328 delays the pd\_cf2\_ff signal to ensure timing and asserts a pd\_cf3\_ff signal that is received by a flip flop 330 and an AND gate 332. The AND gate inverts the pd\_cf3\_ff input and receives a second input signal from the flip flop 330 in the form of a pd\_cf4\_ff signal. The AND gate 332 asserts the cf\_edge signal (i.e., the second sampled clock signal) indicative of coincident rising edges upon detecting an asserted logic low pd\_cf3\_ff signal and an asserted logic high pd\_cf4\_ff signal. Hence the cf edge signal having a one-to-zero transition is asserted that is indicative of an occurrence of coincident rising edges

between the first and second clock signals. The cf edge signal is forwarded to the delay register block 208 which, as illustrated, includes a sequence of flip flops 334-344 each having a tap that provides an input to the valid edge detector 210 wherein the flip flops 334, 336, 338, 340, 342 and 344 assert cf\_edge\_ff[0], cf\_edge\_ff[1], cf\_edge\_ff[2], cf\_edge\_ff[3], cf\_edge\_ff[4] and cf\_edge\_ff[5] signals, In the illustrated embodiment, the phase respectively. detection circuitry 200 uses flip flops; however, it should be appreciated that the phase detection circuitry 200 may be realized in a variety of digital logic components such as latches, delay lines, et cetera. Moreover, although the phase detection circuitry 200 is described in relation to positive logic, negative logic may also be employed to determine the phase difference. It should be further appreciated that although the logic herein is described relative to coincident rising edges, the teachings of the present patent application are applicable to coincident falling edges as well.

FIG. 4 depicts a timing diagram 400 associated with the circuit portion 300 of FIG. 3 wherein a clock frequency ratio of 5:4 is exemplified between the link\_clock signal and core\_clock signal. A cycle count refers to the numbering of core\_clock cycles in a particular timing sequence. In particular, the timing diagram 400 illustrates the output of flip flops 324-330, AND gate 332, and flip flops 334 and 336 as pd\_cfl\_ff, pd\_cf2\_ff, pd\_cf3\_ff, pd\_cf4\_ff, cf\_edge, cf\_edge\_ff[0], and cf\_edge\_ff[1], respectively. Additionally, the output of valid edge detector circuit 210 is represented as edge\_valid. As illustrated, the signals

include logic data levels comprising 0s or 1s. For purposes of explanation, only the timing diagram of the falling edge portion of the phase detection circuitry 200 is exemplified. It should be appreciated that the rising edge portion of the phase detection circuitry 200 has a similar operation (i.e., generation of the cr\_edge signal and subsequent delay registration).

As previously discussed, the flip flop 324 samples the link clock signal 108' with the falling edge of the core clock signal 106' as indicated by reference numerals 402-410. In the illustrated embodiment, this produces a [1001] sequence of logic levels. Since the flip flop 326 samples the pd\_cfl\_ff signal also with the falling edge of the core clock signal 106', the levels of the pd\_cf2\_ff signal are shifted by one cycle. The flip flop 328 samples the pd\_cf2\_ff signal and delays the signal by a half-cycle, thereby shifting the data of the pd\_cf3\_ff by one-half of a cycle relative to the data of the pd\_cf2\_ff signal. The flip flop 330 samples the pd\_cf3\_ff and delays the signal by a full cycle. The data of the pd\_cf4\_ff signal of the flip flop 330 is therefore the data of the pd\_cf3\_ff signal shifted by one full cycle. The AND gate 332 receives both the pd\_cf3\_ff signal and the pd\_cf4\_ff signal and asserts logic level of 1 as the cf\_edge signal when a one-to-zero transition is detected, i.e., when the pd\_cf3\_ff data is logic low and the pd\_cf4\_ff is asserted logic high. illustrated embodiment, this one-to-zero transition condition is indicated by reference numerals 412 and 414.

The detected transitions, which are indicative of coincident rising edges, are validated by the valid edge

circuit 210 based on the mode of skew tolerance and the ratio. Continuing with the illustrated example, the cf\_edge, cf\_edge\_ff[0], and cf\_edge\_ff[1] signals are forwarded to the valid edge detector circuit 210. No skew is present between the link\_clock signal and the core\_clock signal and, as mentioned, the clock ratio between the link\_clock signal and the core\_clock signal is 5:4. Hence, upon detecting a current falling edge condition, which will be explained in detail hereinbelow, the valid edge detector circuit asserts the edge\_valid signal logic high.

As previously mentioned, the valid edge detector 210 may be set for any one of four modes of operation. An Assume Start Stable mode provides a skew tolerance of less than (core period/2 - link period/2) or 1/8 of a link period for the 5:4 ratio. In this mode of operation, the coincident rising edges are validated upon a current falling edge condition as indicated by reference numeral 416 with which the following logic is associated:

A second Assume Start Stable mode, i.e., an Assume Start Stable 2 mode, also provides a skew tolerance of less than (core period/2 - link period/2) or 1/8 of a link period for the 5:4 ratio. In this mode of operation, the coincident rising edges are validated upon the aforementioned current falling edge combination being detected twice sequentially. For example, the current falling edge condition is detected in two sequential cycles, thereby minimizing the risk of detecting coincident edges caused by aliasing. A Wait-for-

Zero mode provides a skew tolerance of less than (core period - link period) or 2/8 of a link period at the 5:4 ratio. this mode of operation, the valid edge signal (edge\_valid) is asserted upon detecting a zero crossing condition in the sampled cr\_edge clock signal and a constant falling edge condition in the sampled cf\_edge clock signal. A second Wait-for-Zero mode, i.e., a Wait-for-Zero 2 mode, also provides a skew tolerance of less than (core period - link period) or 2/8 of a link period at the 5:4 ratio. second Wait-for-Zero mode, the valid edge detector circuit asserts the edge\_valid signal after detecting a zero crossing condition in the sampled cr\_edge clock signal and a constant falling edge condition in the sampled cf\_edge clock signal. Alternatively, the edge valid signal may be generated in this mode after a timeout when no zero crossing is detected after a specified period of time. Specifically, timeout counter 212 (shown in FIG. 2), which utilizes a feedback loop that in one embodiment includes a timeout count ff[11:0] signal, asserts the timeout signal after the specified period of time Once the timeout period occurs, the valid edge detector shifts to the Assume Start Stable 2 mode.

FIG. 5A depicts a schematic diagram of a circuit block 500A which forms a part of the synchronization pulse generation circuit 116. As previously discussed, the cf\_edge signal is driven from phase detector circuit 206 to at least one delay register 208 which in one embodiment includes a plurality of flip flops 334-344. The valid edge detect circuit 210 includes AND gates 502-506 which receive taps from the flip flops 334-344. The AND gate 502 asserts a curr\_cf\_edge signal upon detecting a current falling edge

condition. The first input of the AND gate 502 is the inverted cf\_edge\_ff[1] signal provided by the flip flop 336. The second input is the cf\_edge\_ff[0] signal provided by the flip flop 334 and the third input is the inverted cf\_edge signal. Hence, the logic for detecting the current falling edge condition is as follows:

The AND gate 504 asserts a prev\_cf\_edge\_54 signal upon detecting a previous falling edge condition for a clock ratio of 5:4. The first input provided to the AND gate 504 is the inverted cf\_edge\_ff[5] signal from the flip flop 344. The second input is the cf\_edge\_ff[4] signal from the flip flop 342 and the third input is the inverted cf\_edge\_ff[3] signal from the flip flop 340. Therefore, the logic for detecting the previous falling edge condition for a clock ratio of 5:4 is as follows:

The AND gate 506 asserts a prev\_cf\_edge\_43 signal upon detecting a previous falling edge condition for a clock ratio of 4:3. The first input provided to the AND gate 506 is the inverted cf\_edge\_ff[4] signal from the flip flop 342. The second input is the cf\_edge\_ff[3] signal from the flip flop 340 and the third input is the inverted cf\_edge\_ff[2] signal from the flip flop 338. Therefore, the logic for detecting the previous falling edge condition for a clock ratio of 4:3 is as follows:

## ~cf\_edge\_ff[4] & cf\_edge\_ff[3] & ~cf\_edge\_ff[2]

A multiplexer (MUX) circuit 508, which is under the control of the ratio signal, receives the prev\_cf\_edge\_54 signal and the prev\_cf\_edge\_43 signal. When the clock ratio between the link clock domain and the core clock domain is 5:4, the ratio signal is set to [10]. On the other hand, when the clock ratio is 4:3, the ratio signal is set to [01]. Under the control of the ratio signal, the MUX circuit 508 appropriately selects the prev\_cf\_edge\_54 signal or the prev\_cf\_edge\_43 signal for assertion as a prev\_cf\_edge signal that is indicative of the previous falling edge condition discussed hereinabove. It should be appreciated that ratios other than 5:4 and 4:3 may be accommodated by increasing the number of AND gates and MUX circuits as well as increasing the width of the ratio signal.

FIG. 5B depicts a schematic diagram of a circuit block 500B which forms another part of the synchronization pulse generation circuit 116. Whereas FIG. 5A described above illustrated the processing of the cf\_edge signal relative to falling edge conditions, FIG. 5B illustrates the processing of the cr\_edge signal relative to rising edge conditions. The circuit block 500B includes a portion of the delay register 208 including flip flops 312-320. Additionally, a portion of the valid edge detect circuit 210 having a plurality of AND gates is included in the circuit block 500B. Specifically, AND gates 510-520 process the signals provided by the taps from the delay register 208. Further, MUX circuits 522-524 process the signals generated by corresponding segments of the AND gates 510-520.

The AND gate 510 generates a curr\_cr\_plus signal indicative of a current rising edge plus condition. The cr\_edge\_ff[0] signal provides a first input to the AND gate 510 that is inverted. The cr\_edge signal provides a second input to the AND gate 510. Hence, the logic for detecting the current rising edge plus condition is as follows:

## ~cr\_edge\_ff[0] & cr\_edge

The AND gate 512 asserts a prev\_cr\_plus\_54 signal indicative of a previous rising edge plus condition for a 5:4 clock ratio by ANDing the inverted cr\_edge\_ff[4] signal with the cr\_edge\_ff[3] signal. Similarly, the AND gate 514 asserts a prev\_cr\_plus\_43 signal indicative of a previous rising edge plus condition for 4:3 clock ratio by ANDing the inverted cr\_edge\_ff[3] signal with the cr\_edge\_ff[2] signal. The MUX circuit 522 under the control of the ratio signal appropriately selects the prev\_cr\_plus\_54 signal or the prev\_cr\_plus\_43 signal depending on the clock ratio.

The AND gate 516 asserts a curr\_cr\_minus signal indicative of a current rising edge minus condition by ANDing the cr\_edge\_ff[0] signal and inverted cr\_edge signal. The AND gate 518 asserts a prev\_cr\_minus\_54 signal indicative of a previous rising edge minus condition for a 5:4 ratio by ANDing the cr\_edge\_ff[4] signal and inverted cr\_edge\_ff[3] signal. The AND gate 520 asserts a prev\_cr\_minus\_43 signal indicative of a previous rising edge minus condition for a 4:3 ratio by ANDing the cr\_edge\_ff[3] signal and inverted cr\_edge\_ff[2] signal. The MUX circuit 524 under the control of the ratio signal appropriately selects the prev\_cr\_mins\_54

signal or the prev\_cr\_minus\_43 signal depending on the clock ratio.

FIG. 5C depicts a circuit block 500C defining a further potion of the valid edge detect circuit 210. MUX circuit 526, which is under the control of the mode signal, determines the operational mode of the valid edge detect circuit 210 as described by the following table:

Table 1: Mode Signal and Operation Mode

Mode Signal [1:0]	Selected Operational Mode
00	Assume Start Stable
01	Assume Start Stable 2
10	Wait-for-Zero
11	Wait-for-Zero 2

With respect to the Assume Start Stable mode, when the mode signal is set to [00], the curr\_cf\_edge signal is selected and asserted as the edge\_valid signal. The logic for the Assume Start Stable mode is as follows:

~cf\_edge\_ff[1] & cf\_edge\_ff[0] & ~cf\_edge

With respect to the Assume Start Stable 2 mode, when the mode signal is set to [01], an AND gate 528 ANDs the curr\_cf\_edge signal and the prev\_cf\_edge signal provided by the MUX circuit 508 to assert an assume\_start\_stable2 signal which, in turn, is asserted as the edge\_valid signal by the MUX circuit 526. In the Assume Start Stable 2 mode, both the current falling edge condition and previous falling edge condition must be satisfied before the edge\_valid signal is

asserted. This ensures that the skew has changed little between the two samples and thus avoids aliasing. By way of example, the logic for the Assume Start Stable 2 mode for the 5:4 ratio is as follows:

```
(~cf_edge_ff[1] & cf_edge_ff[0] & ~cf_edge) &
(~cf_edge_ff[5] & cf_edge_ff[4] & ~cf_edge_ff[3])
```

With respect to the Wait-for-Zero mode, when the asserted mode signal is [10], an AND gate 530 ANDs the curr\_cr\_plus signal provided by the AND gate 510 and the prev\_cr\_minus signal provided by the MUX circuit 524 to assert a currp prevm signal. An AND gate 532 ANDs the currp\_prevm signal with the assume\_start\_stable2 signal to assert a wait1 signal which is forwarded to an OR gate 534. The second input of the OR gate 534 is generated by AND gates 536 and 538. Specifically, the AND gate 536 ANDs the curr\_cr\_minus signal provided by the AND gate 516 with the prev\_cr\_plus signal provided by the MUX circuit 522 to assert a currm prevp signal. The AND gate 538 ANDs the assume\_start\_stable2 signal and the currm\_prevp signal in asserting a wait2 signal.

The OR gate 534 ORs the wait1 signal and wait2 signal in asserting a wait\_for\_zero signal which, in the Wait-for-Zero mode, is selected by the MUX circuit 526 for assertion as the edge\_valid signal. The Wait-for-Zero mode sets edge\_valid upon the detection of a zero crossing condition which occurs when the rising edge jumps forward or backward between previous and current samples but the falling edge stays constant. As will be appreciated, the forward and

backward jumps of the rising edge are detected by the logic associated with AND gates 530 and 536. By way of example, the logic for the Wait-for-Zero mode for the 5:4 ratio is as follows:

With respect to the Wait-for-Zero 2 mode, when the mode signal is asserted [11], the assume start stable2 signal provided by the AND gate 528 and the wait for zero signal provided by the OR gate 534 provide first and second inputs to a MUX circuit 540 that operates under the control of the timeout signal. The MUX circuit 540 enables the valid edge detector circuit 210 to switch from the Wait-for-Zero mode to the Assume Start Stable 2 mode if no zero crossing is detected after a predetermined timeout period as determined by the timeout counter 212 of FIG. 3. This mode of operation that includes the zero crossing timeout condition is particularly useful when a small offset is present and the skew is small enough that no zero crossing is going to occur. As opposed to waiting indefinitely for the zero crossing, which is not going to occur, the Wait-for-Zero 2 mode switches to the Assume Start Stable 2 mode.

FIG. 6 depicts a timing diagram 600 illustrating different skews between the link and core clock signals for a 5:4 clock ratio. A cycle count refers to the numbering of core\_clock cycles in a particular timing sequence. The

coincident rising edges between a core clock signal 602 and a link\_clock signal 604 are represented by arrows 606 and 608, respectively, where there is no skew between the core clock and the link clock signals. As previously discussed, the synchronizer pulse generator circuit described herein is operable to compensate for various skews. By way of example, core clock signals 610-614 represent skews of +1.125 ns, +0.75 ns, and +0.375 ns, respectively, where arrows 616-620 represent the rising edges with respect to rising edge 608 of the link clock 604. Similarly, core clock signals 622-626 represent skews of -0.375 ns, -0.75 ns, and -1.125 ns, respectively. For these negative skews, the corresponding rising edges in the core clocks are represented by arrows 628-632. It should be appreciated that skews depicted in FIG. 6 are exemplary and other skews that may exist between the core clock and the link clock are within the teachings of the present patent application.

FIG. 7A depicts a table 700 further illustrating the different skews associated with rising clock edges of the signals depicted in FIG. 6. Rows 610r-614r are tabular representations of the logic levels and skew data associated with core\_clock signals 610-614. Similarly, row 602r is a tabular representation of the data associated with core\_clock signal 602 and rows 622r-624r are tabular representations of the data associated with core\_clock signals 622-626. Columns 702 -716 correspond to the cycle count and the number of core\_clock cycles in a particular timing sequence. An "r" denotes rising, an "f" denotes falling (see FIG. 7B), a "p1" denotes plus one (+1) skew, "p2" denotes plus two (+2) skew, "m1" denotes minus one (-1) skew, and "m2" denotes minus two

(-2) skew. Plus skew, or positive skew is defined as the condition where the link clock's normal coincident rising edge occurs first, followed by the corresponding rising edge in the core clock signal. Similarly, the minus or negative skew indicates that the core clock is leading the link clock. For example, the indication 3-rp1 in column 708 indicates that the cycle count for column 708 is 3 and for this cycle count the rising edge is plus one skew. indication 0-r0 in column 710 indicates that the cycle count for column 710 is 0 and for this cycle count the rising edge is not adjusted. In similar fashion, the indication 1-rm1 in column 712 indicates that the cycle count for column 712 is 1 and for this cycle the rising edge is minus 1 skew. Column 718 indicates the skew associated with a particular row in nanoseconds for a specific combination of frequencies and associated frequency ratio. Column 720 indicates the skew associated with a particular row in terms of the link clock and column 722 provides the general formula for the skew in terms of link and core periods.

The elongated circles indicate the locations of the sample edge detects and the underline indicates the cycle in which the coincident rising edges occur. By way of example, with respect to row 610r, the logic level sequence [10011001] corresponds to the logic levels generated by sampling link\_clock 604 with the rising edge of core\_clock 610. Within this sequence, the rising sampled edge occurs at the zero-to-one transition that occurs at cycles 2 and 3 as indicated by the elongated circle of logic levels in columns 706 and 708, respectively. The underline indicates that the rising edge occurs at cycle 3 (in column 708).

FIG. 7B depicts a table 750 further illustrating the different skews associated with falling clock edges of the signals depicted in FIG. 6. Similar to rows 610r-614r of FIG. 7A, rows 610f-614f are tabular representations of the logic levels and skew data associated with core\_clock signals 610-614. Columns 752-766 correspond to the cycle count and the number of core\_clock cycles in a particular timing sequence. Again, column 768 indicates the skew associated with a particular row in nanoseconds for a specific combination of frequencies and associated frequency ratio. Column 770 indicates the skew associated with a particular row in terms of the link clock and column 772 provides the general formula for the skew in terms of link and core clock periods. The elongated circles indicate the locations of the sample edge detects and the underline indicates the cycle in which the coincident falling edges occur. By way of example, the levels in row 622f, [X0X1X0X1], are indicative of the link\_clock 604 being sampled with the falling edge of core\_clock 622. It should be appreciated that the indicator X signifies the occurrence of an invalid cycle. coincident edges are detected at cycle 0 as indicated by the encircled one-to-zero transition.

FIG. 8 depicts a table 800 illustrating the different skews associated with the rising and falling clock edges relative to operational modes of the validation circuitry. Rows 602, 610-614, and 622-626 represent a portion of the logic levels and skew data associated with core\_clocks 602, 610-614, and 622-626. Columns 708-714 represent the link clock levels sampled on the rising core\_clock edges as presented in FIG. 7A and columns 756-762

represent the link clock levels sampled on the falling core\_clock edges as presented in FIG. 7B. Column 802 indicates for which skews the Wait-for-Zero (WFZ) mode and Wait-for-Zero 2 (WFZ2) mode are appropriate. Column 804 indicates for which skews the Assume Start Stable (SS) mode and Assume Start Stable 2 (SS2) mode are appropriate. Column 806 indicates the skew associated with a particular row as expressed in nanoseconds for a specific combination of frequencies and associated frequency ratio. Column 808 indicates the skew associated with a particular row in terms of the link clock and column 810 provides the general formula for the skew in terms of link and core clock periods.

In the illustrated tabular format, reference numeral 812 depicts the zero crossing condition that may be detected in either the Wait-for-Zero mode or Wait-for-Zero 2 mode. As may be recalled, the zero crossing condition occurs when the rising edge jumps forward or backward between previous and current samples but the falling edge stays constant. With respect to reference numeral 812, the rising edge is jumping between 0 and m1 and the falling edge is staying constant. Reference numeral 814 depicts the current falling edge condition that may be detected in the Assume Start Stable mode or Assume Start Stable 2 mode. As will be recalled, the current falling edge condition is exemplified by the detection of a clean falling edge that has no other falling edges about it.

Furthermore, those skilled in the art should appreciate upon reference hereto, in particular, the various MUX arrangements shown in FIGS. 5A-5C, that in Assume Start Stable and Assume Start Stable 2 modes, an embodiment of the

present invention is operable with the falling edge sampling of the first clock signal alone during phase detection, thereby dispensing with the generation and propagation of the cr\_edge signal. Additionally, although the link clock signal (i.e., the faster clock) is sampled using the core clock signal (i.e., the slower clock) in the illustrated embodiment of phase detection, it should be apparent that clock sampling may also be performed in opposite, i.e., the slower clock signal may be sampled using the faster clock signal for purposes of the present invention. Clearly, concomitant modifications will be required in the logic as well as signal levels and edges (i.e., with respect to falling/rising edges, logic highs and lows, et cetera), mutatis mutandis, in such an embodiment.

FIG. 9 depicts one embodiment of sync generation circuit 204 which includes a sync circuit portion 900, a link sync generator circuit, i.e., first sync generator 902, and a core sync generator circuit, i.e., second sync generator, The sync circuit portion 900 receives the edge\_valid signal and generates a start syncs h ff signal, i.e., a start sync signal, substantially centered around the coincident rising edges. More specifically, the edge\_valid signal is received by a sync generation state machine 906 that generates a set of state signals indicative of a cycle count. In one embodiment, the state signal is a state\_ff[2:0] Each state signal is received by a flip flop 908 which asserts a state\_ff signal that is fed back to the sync generation state machine 906 so that the sync generation state machine 906 can run through all of its states. state\_ff signal is also provided to a start sync logic

circuit 910 that receives the ratio signal in order to generate a start\_syncs signal, i.e., an initial start sync signal. A flip flop 912 delays the start\_syncs signal by one cycle and forwards a start\_syncs\_ff signal to a flip flop 914 which samples the start\_syncs\_ff signal with the falling edge of the core\_clock signal in order to shift the start\_syncs\_ff signal one-half of a cycle and assert the start\_syncs\_h\_ff signal, which is substantially centered about the coincident rising edges.

As previously alluded to, the start\_syncs\_h\_ff signal is forwarded to core sync generation circuitry 904 that includes a flip flop 916, a core sync generator 918, and flip flops 920-926. Initially, the flip flop 916 receives the start\_syncs\_h\_ff signal, holds the start\_syncs\_h\_ff signal for one cycle and asserts a start\_core\_sync\_ff signal that is received by the core sync generator 918. start\_core\_sync\_ff signal initiates the core sync generator 918 which, based upon the ratio signal, produces core\_sync\_ff signal that is stagged through flip flips 922-926 to produce a sync\_c pulse in the core clock domain. As illustrated, the core sync ff signal returns to the core sync generator. Moreover, the core sync generator asserts a core\_cycle\_ff[2:0] signal that is sampled by flip flop 920 and returned to the core sync generator 918. The feedback loops provided for the core\_cycle\_ff signal and the core\_sync\_ff signal help maintain the pulse generation performance of the core sync generator 918.

Additionally, the start\_syncs\_h\_ff signal is forwarded to link sync generation circuitry 902 that is disposed in the link clock domain. The circuitry of the link

sync generation circuit 902 is analogous to that of the core sync generation circuit 904. A flip flop 928 receives the start\_syncs\_h ff signal and asserts a start link sync ff signal that is received by the link sync generator 930. A ratio signal is clocked with the link\_clock signal by flip flops 932 and 934 before being provided to the link sync generator 930. The link sync generator 930 produces a link\_sync\_ff signal which is sampled with the link clock by flip flop 938 and sampled with the link\_clock by flip flops 940-944. The resulting sync l signal comprises the synchronization pulse for the link clock domain. Flip flop 936, which is associated with a link\_cycle\_ff signal, and flip flop 938, which is associated with the link sync ff signal, provide feedback loops with respect to the link sync generator 930.

One skilled in the art should recognize that the output-stage flip flop arrangement shown in FIG. 9, i.e., flip flops 924 and 926 in the path of sync\_c and flip flops 940, 942 and 944 in the path of sync\_l, is amenable to many variations and may be provided in one embodiment as part of the respective domain's delay/distribution tree depending on actual design implementation.

FIG. 10 depicts a timing diagram 1000 associated with the sync generation circuit 204 of FIG. 9. Again, a clock frequency ratio of 5:4 is exemplified between the link\_clock signal and core\_clock signal. A cycle count refers to the numbering of core\_clock cycles in a particular timing sequence. In particular, the timing diagram 1000 illustrates that the edge\_valid signal is received by the sync generation state machine 906 which generates a state

count for purposes of generating appropriate sync pulses in the link and core clock domains. Based on the ratio signal, the sync generation state machine counts from 0 to a maximum value (which is 7 in the illustrated embodiment due to state\_ff[2:0]). The start sync logic circuit 910 (in FIG. 9) generates the start\_syncs signal such that start\_syncs\_ff is asserted when state\_ff[2:0] is 4 (which is cycle 3, i.e., the cycle before the coincident rising edges). start\_syncs\_ff signal is delayed one-half of a cycle by flip flop 914. This results in the start\_syncs\_h\_ff signal which is substantially centered about the coincident rising edges. With respect to the core synchronization circuit 904, the start\_syncs\_h\_ff signal is delayed a further half cycle by flip flop 916. The start\_core\_sync\_ff signal initiates the generation of the core\_cycle\_ff signal which initiates the generation of the core\_sync\_ff signal, which in turn initiates the generation of the core\_cycle\_ff signal, and so As explained before with respect to FIG. 9, the core\_sync\_ff signal is appropriately staged so as to be provided as the sync c signal. Similarly, with respect to the link synchronization circuit 902, the start\_syncs\_h\_ff signal is delayed a half cycle by flip flop 928. Thereafter, start\_link\_sync ff signal initiates the generation of the link\_cycle\_ff signal which initiates the generation of the link\_sync\_ff signal, which in turn initiates the generation of the link\_cycle\_ff signal, and so on. Again, as before with respect to FIG. 9, the link\_sync\_ff signal appropriately staged through flip flops 940-944 so as to be provided as the sync 1 signal.

FIG. 11 depicts one embodiment of a synchronizer pulse generation method. At block 1100, the first clock signal is sampled with the second clock signal to determine coincident rising edges of the first and second clock At block 1102, the coincident rising edges are signals. validated based upon skew tolerance between the first and second clock signals. At block 1104, a valid edge signal is generated that is indicative of validated coincident rising edges. The valid edge signal may be verified by either detecting coincident edges, e.g., Assume Start Stable or Assume Start Stable 2 modes, or detecting zero crossings, e.g., Wait-for-Zero or Wait-for-Zero 2 modes, thereby rejecting coincident edges that may be caused by clock signal aliasing. Hence, the several modes of operation provide greater skew tolerance in a configurable manner based on the appropriate clock ratios. At block 1106, responsive to the valid edge signal, synchronization pulses are generated in the first clock domain and synchronization pulses are generated in the second clock domain.

FIG. 12 depicts one embodiment of a phase detection method operable with the circuitry described hereinabove, in particular, with reference to FIGS. 2 and 3. At block 1200, the first clock signal is sampled with a rising edge of the second clock signal to assert a first sampled clock signal having a zero-to-one transition therein that is indicative of the coincident rising edges in the first and second clock signals. In one embodiment, the first sampled clock signal is asserted prior to an occurrence of coincident edges between the first and second clock signals. It should be appreciated that the logic may be configured relative to

coincident rising or coincident falling edges. 1202, the first clock signal is sampled with a falling edge of the second clock signal to assert a second sampled clock signal having a one-to-zero transition therein that is indicative of the coincident rising edges in the clock signals. Similar to the first sampled clock signal, the second sampled clock signal may also be asserted prior to an occurrence of the coincident rising edges between the first and second clock signals. As mentioned with respect to block 1200, the present methodology may be effectuated relative to coincident rising or coincident falling edges. Accordingly, in this embodiment the synchronizer pulse generator detects coincident edges between two clocks by utilizing logic operating in the slower clock domain, thereby providing for better timing. In addition, by way of a still further embodiment, the methodology of the present invention may effectuated using only the second sampled clock signal in certain modes as alluded to hereinabove.

FIG. 13 depicts one embodiment of a sync generation method. At block 1300, a start sync signal is generated and substantially centered around coincident rising/falling edges between first and second clock signals in response to the ratio and a valid edge signal indicative of the coincident edges. At block 1302, a first synchronization pulse is asserted in the first clock domain in response to the start sync signal. At block 1304, a second synchronization pulse is asserted in the second clock domain in response to the start sync signal such that the first and second synchronization pulses are asserted substantially simultaneously. Accordingly, the systems and methods

described herein permit skew-tolerant, high speed sync pulses to be generated from general PLLs that do not produce sync pulses. Moreover, the systems and methods described herein allow the skew between the clocks to drift (i.e., drift tolerance) even after the synchronizer pulse generator has initially detected coincident edges and started generating sync pulses accordingly.

FIG. 14A depicts a portion of a further timing diagram 1400 associated with one embodiment of synchronizer pulse generator wherein a clock frequency ratio of 4:3 is exemplified between the link\_clock signal and core\_clock signal. A cycle count refers to the numbering of core\_clock cycles in a particular timing sequence. particular, the timing diagram 1400 illustrates the output of flip flops 324-330, AND gate 332, and flip flops 334 and 336 (shown in FIG. 3) as pd\_cf1\_ff, pd\_cf2\_ff, pd\_cf3\_ff, pd\_cf4\_ff, cf\_edge, cf\_edge\_ff[0], and cf\_edge\_ff[1], respectively. Initially, the link\_clock is sampled on the falling edges of the core\_clock as represented by reference numerals 1402, 1404, and 1406, for example. It should be noted that the one-to-zero transitions are detected during cycle 2 as indicated by reference numerals 1408, 1410, and 1412. Additionally, as no skew is present between the illustrated link\_clock and core\_clock, the system is in a Assume Start Stable mode, wherein a falling edge combination corresponding to the logic combination {~cf edge cf\_edge\_ff[0] & ~cf\_edge\_ff[1]} is detected as indicated by reference numeral 1414.

FIG. 14B depicts a timing diagram 1450 that continues the timing diagram 1400 presented in FIG. 14A. In

this timing diagram, the output of valid edge detect circuit 210, sync generation state machine 906, start sync logic circuit 910, flip flop 912, and flip flop 914 are depicted edge valid, state ff[2:0], start syncs ff, start\_syncs\_h\_ff, respectively. Further, with respect to the core synchronization circuitry 904, the output of flip flop 916, flip flop 920, and flip flop 922 are depicted as start\_core\_sync ff, core\_cycle\_ff, and core sync ff, respectively. Similarly, with respect to the link synchronization circuitry 902, the output of flip flop 928, flip flop 936, and flip flop 938 is depicted as start\_link\_sync ff, link\_cycle\_ff, and link\_sync\_ff, respectively. Accordingly, it should be appreciated that the synchronizer pulse generator described herein is applicable to any N:M clock domain ratios, including clock domain ratios other than 5:4.

Although the invention has been particularly described with reference to certain illustrations, it is to be understood that the forms of the invention shown and described are to be treated as exemplary embodiments only. Various changes, substitutions and modifications can be realized without departing from the scope of the invention as defined by the appended claims.

### CLAIMS

- 1. A sync generation circuit for a synchronizer pulse generator operable in a clock synchronizer that effectuates data transfer between first circuitry disposed in a first clock domain and second circuitry disposed in a second clock domain, wherein said first clock domain is operable with a first clock signal and said second clock domain is operable with a second clock signal, said first and second clock signals having a ratio of N first clock cycles to M second clock cycles, where  $N/M \geq 1$ , comprising:
- a sync circuit portion, responsive to a valid edge signal indicative of coincident edges between said first and second clock signals, operable to generate based upon said ratio a start sync signal substantially centered around said coincident edges;
- a first sync generator, responsive to said start sync signal, operable to generate synchronization pulses in said first clock domain; and
- a second sync generator, responsive to said start sync signal, operable to generate synchronization pulses in said second clock domain.

- 2. The sync generation circuit as recited in claim 1, wherein said sync circuit portion further comprises a state machine that, responsive to said valid edge signal being indicative of coincident rising edges, generates a set of state signals indicative of a cycle count.
- 3. The sync generation circuit as recited in claim 2, wherein said sync circuit portion further comprises a start sync logic circuit that, responsive to said state signals, is operable to generate an initial start sync signal based upon said ratio.
- 4. The sync generation circuit as recited in claim 3, wherein said sync circuit portion further comprises at least one staging register that generates said start sync signal by delaying said initial start sync signal to be asserted logic high upon said coincident rising edges.

- 5. The sync generation circuit is recited in any preceding claim, wherein said first sync generator and said second sync generator substantially simultaneously assert said synchronization pulses.
- 6. The sync generation circuit is recited in any preceding claim, wherein said first clock domain is a link clock domain operable in a computer system.
- 7. The sync generation circuit as recited in any preceding claim, wherein said second clock domain is a core clock domain operable in a computer system.
- 8. The sync generation circuit as recited in any preceding claim, wherein said N:M ratio of clock cycles comprises a 5:4 link-to-core ratio operable in a computer system.
- 9. The sync generation circuit as recited in any of claims 1 to 7, wherein said N:M ratio of clock cycles comprises a 4:3 link-to-core clock ratio operable in a computer system.

10. A sync generation method for a synchronizer pulse generator operable in a clock synchronizer that effectuates data transfer between first circuitry disposed in a first clock domain and second circuitry disposed in a second clock domain, wherein said first clock domain is operable with a first clock signal and said second clock domain is operable with a second clock signal, said first and second clock signals having a ratio of N first clock cycles to M second clock cycles, where  $N/M \geq 1$ , comprising:

generating a start sync signal substantially centered around coincident edges between first and second clock signals in response to said ratio and a valid edge signal indicative of said coincident edges;

asserting a first synchronization pulse in said first clock domain in response to said start sync signal; and

asserting a second synchronization pulse in said second clock domain in response to said start sync signal such that said first and second synchronization pulses are asserted substantially simultaneously.

- 11. The method as recited in claim 10, further comprising asserting additional first synchronization pulses in said first clock domain in response to a feedback loop.
- 12. The method as recited in claim 10 or 11, further comprising asserting additional second synchronization pulses in said second clock domain in response to a feedback loop.
- 13. The method as recited in claim 10, 11 or 12, wherein said first clock domain comprises a link clock domain operable in a computer system.
- 14. The method as recited in any of claims 10 to 13, wherein said second clock domain comprises a core clock domain operable in a computer system.
- 15. The method as recited in any of claims 10 to 14, wherein said N:M ratio of clock cycles comprises a 5:4 link-to-core clock ratio operable in a computer system.
- 16. The method as recited in any of claims 10 to 14, wherein said N:M ratio of clock cycles comprises a 4:3 link-to-core clock ratio operable in a computer system.

17. A sync generation system for a synchronizer pulse generator operable in a clock synchronizer that effectuates data transfer between first circuitry disposed in a first clock domain and second circuitry disposed in a second clock domain, wherein said first clock domain is operable with a first clock signal and said second clock domain is operable with a second clock signal, said first and second clock signals having a ratio of N first clock cycles to M second clock cycles, where  $N/M \ge 1$ , comprising:

means for generating a start sync signal substantially centered around coincident edges between first and second clock signals in response to said ratio and a valid edge signal indicative of said coincident edges;

means for asserting a first synchronization pulse in said first clock domain in response to said start sync signal; and

means for asserting a second synchronization pulse in said second clock domain in response to said start sync signal such that said first and second synchronization pulses are asserted substantially simultaneously.

- 18. The system as recited in claim 17, further comprising means for asserting additional first synchronization pulses in said first clock domain in response to a feedback loop.
- 19. The system as recited in claim 17 or 18, further comprising means for asserting additional second synchronization pulses in said second clock domain in response to a feedback loop.
- 20. The system as recited in claim 17, 18 or 19, wherein said first clock domain comprises a link clock domain operable in a computer system.
- 21. The system as recited in any of claims 17 to 20, wherein said second clock domain comprises a core clock domain operable in a computer system.
- 22. The system as recited in any of claims 17 to 21, wherein said N:M ratio of clock cycles comprise a 5:4 link-to-core clock ratio operable in a computer system.
- 23. The system as recited in any of claims 17 to 21, wherein said N:M ratio of clock cycles comprises a 4:3 link-to-core clock ratio operable in a computer system.

- 24. A sync generation circuit for a synchronizer pulse generator operable in association with a first clock domain having a first clock signal and a second clock domain having a second clock signal, comprising:
- a sync circuit portion, responsive to a valid edge signal indicative of coincident edges between said first and second clock signals, operable to generate a start sync signal substantially centered around said coincident edges;
- a first sync generator, responsive to said start sync signal, operable to generate synchronization pulses in said first clock domain; and
- a second sync generator, responsive to said start sync signal, operable to generate synchronization pulses in said second clock domain.

- 25. The sync generation circuit as recited in claim 24, wherein said first sync generator and said second sync generator substantially simultaneously assert said synchronization pulses.
- 26. The sync generation circuit as recited in claim 24 or 25, wherein said first clock domain comprises a link clock domain operable in a computer system.
- 27. The sync generation circuit as recited in claim 24, 25 or 26, wherein said second clock domain comprises a core clock domain operable in a computer system.
- 28. A sync generation circuit substantially as herein described with reference to each of the accompanying drawings.
- 29. A sync generation method substantially as herein described with reference to each of the accompanying drawings.
- 30. A sync generation system substantially as herein described with reference to each of the accompanying drawings.







**Application No:** GB0514916.6

**Examiner:** 

Dr John Cullen

Claims searched:

1-30

Date of search:

14 October 2005

# Patents Act 1977: Search Report under Section 17

#### Documents considered to be relevant:

Category	Relevant to claims	Identity of document and passage or figure of particular relevance
X	1, 10, 17, 24 at least	US2002/0196886 A1 (ADKISSON) See Figs. 1-3, and 5A, and paras. 23-25, 28-30 and 33-34. Note valid edge signal 108, start sync signal output from 312 generated using ratio from 308 and synchronisation pulses 318 and 320.
A	24	GB2401448 A (HEWLETT-PACKARD) See Figs. 1 and 2, para. 14 and para. 16. Note start sync signal 110 and synchronisation pulses 118 and 120.
A		JP10303874 A (NEC)
A		US6724850 B1 (HARTWELL)

### Categories:

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art.				
Y	Document indicating lack of inventive step if combined with one or more other documents of	P	Document published on or after the declared priority date but before the filing date of this invention.				
&	same category.  Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application.				

## Field of Search:

Search of GB, EP, WO & US patent documents classified in the following areas of the UKCX:

G4A; H4P

Worldwide search of patent documents classified in the following areas of the IPC07

G06F; H03L; H04L

The following online and other databases have been used in the preparation of this search report

Online: WPI, EPODOC, INSPEC