#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau

(43) International Publication Date 15 June 2023 (15.06.2023)





(10) International Publication Number WO 2023/103531 A1

- (21) International Application Number:

PCT/CN2022/120688

(22) International Filing Date:

23 September 2022 (23.09.2022)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

17/643,434

09 December 2021 (09.12.2021) US

- (71) Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; New Orchard Road, Armonk, New York 10504 (US).
- (71) Applicant (for MG only): IBM (CHINA) CO., LIMIT-ED [CN/CN]; 7F, Bldg 10, ZhangJiang Innovation Park, 399 Keyuan Road, ZhangJiang High-Tech Campus, Pudong New Area, Shanghai 201203 (CN).

- (72) Inventors: VAN DER STRATEN, Oscar; 257 Fuller Road, Albany, New York 12203 (US). MOTOYAMA, Koichi; 257 Fuller Road, Albany, New York 12203 (US). MANISCALCO, Joseph F.; 1101 Kitchawan Rd, Yorktown Heights, New York 10598-0218 (US). CHENG, Kenneth Chun Kuen; 1101 Kitchawan Rd, Yorktown Heights, New York 10598-0218 (US).
- (74) Agent: CCPIT PATENT AND TRADEMARK LAW OFFICE; 10/F, Ocean Plaza, 158 Fuxingmennei Street, Beijing 100031 (CN).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH,

(54) Title: TOP VIA INTERCONNECT STRUCTURE WITH TEXTURE SUPPRESSION LAYERS




FIG. 4

(57) **Abstract:** An interconnect structure and a method of forming the interconnect structure are provided. The interconnect structure includes a metal line layer and a top via layer that each include a plurality of alternating first layers composed of a first metal and second layers composed of a second metal, whereby the second layers are thinner than the first layers.

### 

- $$\label{eq:total_constraints} \begin{split} & \text{TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS,} \\ & \text{ZA, ZM, ZW.} \end{split}$$
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

#### **Published:**

— with international search report (Art. 21(3))

# TOP VIA INTERCONNECT STRUCTURE WITH TEXTURE SUPPRESSION LAYERS

#### BACKGROUND

[0001] This disclosure relates generally to integrated circuit fabrication and, more particularly, to interconnect devices.

[0002] Back end of line (BEOL) is the portion of integrated circuit fabrication where the individual devices (transistors, capacitors, resisters, etc.) get interconnected with wiring on the wafer, the metallization layer. BEOL generally begins when the first layer of metal is deposited on the wafer. BEOL includes contacts, insulating layers (dielectrics), metal levels, and bonding sites for chip-to-package connections. A via is an electrical connection between layers in a physical electronic circuit that goes through the plane of one or more adjacent layers. In integrated circuit design, a via is a small opening in an insulating oxide layer that allows a conductive connection between different layers.

10

#### **SUMMARY**

- 15 **[0003]** Embodiments relate to an interconnect structure and a method of forming the interconnect structure. According to one aspect, an interconnect structure is provided. The interconnect structure may include a metal line layer and a top via layer that each include a plurality of alternating first layers composed of a first metal and second layers composed of a second metal, whereby the second layers are thinner than the first layers.
- 20 **[0004]** According to one aspect, an interconnect structure is provided. The interconnect structure may include a diffusion barrier, a metal line layer above and contacting the diffusion barrier, and a top via layer above and contacting the metal line layer. The metal line layer and top via layer may each include a plurality of alternating first layers composed of a first metal and second layers composed of a second metal, whereby the second layers are thinner than the first layers.
- 25 **[0005]** According to another aspect, a method of forming an interconnect structure is provided. The method may include forming a metal line layer and forming a top via layer above and contacting the metal line layer. The metal line layer and the top via layer may each include a

plurality of alternating first layers composed of a first metal and second layers composed of a second metal, whereby the second layers are thinner than the first layers.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0006] These and other objects, features and advantages will become apparent from the following detailed description of illustrative embodiments, which is to be read in connection with the accompanying drawings. The various features of the drawings are not to scale as the illustrations are for clarity in facilitating the understanding of one skilled in the art in conjunction with the detailed description. In the drawings:

- [0007] FIGS. 1–9 illustrate the steps of a method of forming an interconnect structure, according to at least one embodiment;
  - [0008] FIG. 1 depicts a cross-sectional view of a process of deposition of a diffusion barrier layer and a metal line layer, according to at least one embodiment;
  - [0009] FIG. 2 depicts a cross-sectional view of a process of deposition of a texture suppression layer on the metal line layer, according to at least one embodiment;
- 15 **[0010]** FIG. 3 depicts a cross-sectional view of a process of deposition of alternating conductor layers and texture suppression layers to complete a metal line, according to at least one embodiment;
  - [0011] FIG. 4 depicts a cross-sectional view of a process of deposition of alternating conductor layers and texture suppression layers to complete a top via layer, according to at least one embodiment;
- 20 **[0012]** FIG. 5 depicts a cross-sectional view of a process of deposition of a hardmask and photoresist, according to at least one embodiment;
  - [0013] FIG. 6 depicts a cross-sectional view of a process of etching of the hardmask and the conductor layers and texture suppression layers of the top via layer, according to at least one embodiment;
- 25 **[0014]** FIG. 7 depicts a cross-sectional view of a process of filling of the etched top via layer with an interlayer dielectric layer, according to at least one embodiment;

[0015] FIG. 8 depicts a cross-sectional view of a process of deposition of a hardmask, according to at least one embodiment;

[0016] FIG. 9 depicts a cross-sectional view of a process of etching of the conductor layers and texture suppression layers of the metal line layer, as well as filling the surrounding area with dielectric followed by planarization, according to at least one embodiment; and

5

10

15

- [0017] FIG. 10 depicts an operational flowchart illustrating the steps of fabricating an interconnect device, according to at least one embodiment.
- [0018] The drawings are not necessarily to scale. The drawings are merely schematic representations, not intended to portray specific parameters. The drawings are intended to depict only typical embodiments. In the drawings, like numbering represents like elements.

#### **DETAILED DESCRIPTION**

- [0019] Detailed embodiments of the claimed structures and methods are disclosed herein; however, it can be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. Those structures and methods may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth herein. Rather, these exemplary embodiments are provided so that this disclosure will be thorough and complete and will fully convey the scope to those skilled in the art. In the description, details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the presented embodiments.
- 20 [0020] It is understood in advance that although example embodiments of this disclosure are described in connection with a particular integrated circuit architecture, embodiments of this disclosure are not limited to the particular device architectures or materials described in this specification. Rather, embodiments of this disclosure are capable of being implemented in conjunction with any other type of integrated circuit architecture or materials now known or later developed.
  - [0021] For the sake of brevity, conventional techniques related to semiconductor device and integrated circuit fabrication may or may not be described in detail herein. Moreover, the various tasks and process steps described herein can be incorporated into a more comprehensive procedure or process having additional steps or functionality not described in detail herein. In particular,

various steps in the manufacture of semiconductor devices and semiconductor-based integrated circuits are well known and so, in the interest of brevity, many conventional steps will only be mentioned briefly herein or will be omitted entirely without providing the well-known process details.

- Detailed embodiments of the claimed structures and methods are disclosed herein; however, it is to be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. In addition, each of the examples given in connection with the various embodiments are intended to be illustrative, and not restrictive. Further, the figures are not necessarily to scale, some features may be exaggerated to show details of particular components. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a representative basis for teaching one skilled in the art to variously employ the methods and structures of the present disclosure. It is also noted that like and corresponding elements are referred to by like reference numerals.
  - [0023] In the following description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and techniques, in order to provide an understanding of the various embodiments of the present application. However, it will be appreciated by one of ordinary skill in the art that the various embodiments of the present application may be practiced without these specific details. In other instances, well-known structures or processing steps have not been described in detail in order to avoid obscuring the present application.

15

20

25

- [0024] References in the specification to "one embodiment," "an embodiment," "an example embodiment," etc., indicate that the embodiment described may include a particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- [0025] For purposes of the description hereinafter, the terms "upper," "right," "left," "vertical," "horizontal," "top," "bottom," and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing Figures. The terms "overlaying," "atop," "positioned on," or

"positioned atop" mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure may be present between the first element and the second element. The term "direct contact" means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.

5

10

15

20

25

30

[0026] It will be understood that when an element as a layer, region or substrate is referred to as being "on" or "over" another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" or "directly over" another element, there are no intervening elements present. It will also be understood that when an element is referred to as being "beneath" or "under" another element, it can be directly beneath or under the other element, or intervening elements may be present. In contrast, when an element is referred to as being "directly beneath" or "directly under" another element, there are no intervening elements present.

[0027] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of this disclosure. As used herein, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

[0028] Embodiments of this disclosure relate generally to integrated circuit fabrication and, more particularly, to interconnect devices. As previously described, back end of line (BEOL) is the portion of integrated circuit fabrication where the individual devices (transistors, capacitors, resisters, etc.) get interconnected with wiring on the wafer, the metallization layer. BEOL generally begins when the first layer of metal is deposited on the wafer. BEOL includes contacts, insulating layers (dielectrics), metal levels, and bonding sites for chip-to-package connections. A via is an electrical connection between layers in a physical electronic circuit that goes through the plane of one or more adjacent layers. In integrated circuit design, a via is a small opening in an insulating oxide layer that allows a conductive connection between different layers.

[0029] For reliable dual damascene interconnects beyond a 15-nanometer critical dimension, both void-free metal feature fill and excellent dimensional control are essential. However, several major challenges exist for sub-15nm critical dimension dual damascene interconnects with copper as a main conductor. For example, voids, such as sidewall voids, may exist in vias and lines due to poor copper coverage when copper fill is applied to lines and vias. Additionally, due to restricted geometry in damascene features, only small copper grains may be present. Moreover, copper diffusion barriers are becoming dominant in terms of via and line resistance impact. Alternative approaches for sub-15 nanometer critical dimension interconnects include the formation of top vias and lines by patterning a single thick metal layer (e.g., ruthenium) into a connected metal top via-above and a metal line-below.

5

10

15

20

25

30

[0030] However, large ruthenium grains typically result in rough line and top via shapes, providing challenges in dimensional control which leads to line and top via resistance variability and shorts between lines. For interconnects smaller than a 15-nanometer critical dimension, metallization structures are needed which can provide limits to grain size in order to allow dimensional and roughness control over lines and top vias.

[0031] It may be advantageous, therefore, to embed metallic texture suppression layers during formation of a top via structure in order to prevent uncontrolled void growth and roughness in metal lines and top vias. This may be done by depositing multiple conductor and texture suppression layers that are smaller than the overall height of the metal line layer or the top via layer to break up grain boundaries within the metal line layer and top via layer. For example, the conductor layers and the texture suppression layers may be deposited one on top of the other in an alternating fashion. The texture suppression layers may preferably have a similar resistivity to the conductor layers. The texture suppression layers may preferably be thinner than the conductor layers. For example, the texture suppression layers may only be a few angstroms thick. Doing so is specifically designed to control roughness and void growth of the metal line layer and top via layer. One way to fabricate an integrated circuit with texture suppression layers embedded throughout the metal and top via layers is described in detail below by referring to the accompanying drawings FIGS. 1-9.

[0032] As used herein, a "top via" refers to the " $V_x$ " layer via which electrically couples a line below (an " $M_x$ " layer) and may also electrically couple to a line above (an " $M_{x+1}$ " layer).

Embodiments of this disclosure form a metal top via (e.g., Co, Ru) on the metal line below. There may be no barrier metal between the top via and the line metal below. For ease of depiction, the

metal lines and top vias are illustrated herein as having a constant width with straight sidewalls. However, it may be appreciated that both the metal line and top via may have a tapered angle in either an upward or downward direction.

[0033] Referring now to FIGS. 1-9, exemplary process steps of forming an interconnect device in accordance with one or more embodiments is shown and will now be described in greater detail below. It should be noted that FIGS. 1-9 all represent a cross section view of an interconnect structure 100 depicting the fabrication of an interconnect device.

5

10

15

20

25

30

[0034] Referring now to FIG. 1, a cross-sectional view of the interconnect structure 100 after an initial set of processing operations is depicted, according to one or more embodiments. Specifically, FIG. 1 depicts deposition of a liner 102 and a conductor layer 104. The liner 102 may be formed on an underneath device by sputtering, chemical vapor deposition, or atomic layer deposition. The liner 102 may be a conductor such as titanium nitride, titanium aluminum carbide, titanium carbide, or tantalum nitride. In some embodiments, the liner 102 may be comprised of other conductive materials such as aluminum, copper, nickel, cobalt, ruthenium, or combinations thereof. The liner 102 may act as a diffusion barrier to prevent the metal of the conductor layer 104 from diffusing into the underneath device.

[0035] The conductor layer 104 may be formed from any type of conductive metal. For example, the conductor layer 104 may be composed of ruthenium, copper, cobalt, molybdenum, tungsten, aluminum, or rhodium. The conductor layer 104 may be deposited on the liner 102 using, for example, chemical vapor deposition, plasma enhanced chemical vapor deposition, physical vapor deposition, or other deposition processes. The conductor layer 104 may be deposited to form a fraction of a metal line layer. For example, the conductor layer 104 may have a thickness of 5 to 40 nm, although other thicknesses are within the contemplated scope of the invention. The conductor layer 104 may form as a plurality of grains having irregular grain boundaries. Moreover, a top surface of the conductor layer 104 may be rough and irregular due to the presence of the plurality of grains.

[0036] Referring now to FIG. 2, deposition of a texture suppression layer 106 on the conductor layer 104 on the interconnect structure 100 is depicted, according to one or more embodiments. As discussed above, the top surface of the conductor layer 104 may be irregular due to the grains of the conductor layer 104. Thus, the texture suppression layer 106 may be deposited on the top surface of

the conductor layer 104 to create a smooth top surface. The texture suppression layer 106 may be deposited by physical vapor deposition (e.g., sputtering), chemical vapor deposition, or atomic layer deposition to form a thickness of about 0.1 nm to about 2 nm, although other thicknesses are within the contemplated scope of this disclosure. The texture suppression layer 106 may be formed as a monolayer of metal. The texture suppression layer 106 may be composed of tantalum, molybdenum, or another metal with a similar resistivity to the metal of which the conductor layer 104 is formed. The respective metals of the conductor layer 104 and the texture suppression layer 106 may have similar resistivities in order to minimize resistance variability throughout the metal line layer. The material for the texture suppression layer 106 may be composed of a material having a high re-sputter rate during deposition, which may enable self-planarization and result in a reduction of roughness of the top surface of the conductor layer 104.

[0037] Referring now to FIG. 3, deposition of alternating conductor layers 104 and texture suppression layers 106 to complete a metal line layer (i.e., "M<sub>x</sub>") of the interconnect structure 100 is depicted, according to one or more embodiments. As discussed above, the conductor layer 104 may be deposited to form a fraction of the metal line layer. By way of example and not of limitation, FIG. 3 depicts a metal line layer having four pairs of conductor layers 104 and texture suppression layers 106. However, it may be appreciated that the metal line layer may be composed of any number of pairs of conductor layers 104 and texture suppression layers 106. The texture suppression layers 106 may be used to introduce break layers between the conductor layers 104 that may break up the grain structure of the conductor layers 104 and allow for smaller grain sizes in the conductor layers 104. The conductor layers 104 and texture suppression layers 106 may be considered respective first and second sub-layers of the overall metal line layer.

[0038] Referring now to FIG. 4, deposition of alternating conductor layers 104 and texture suppression layers 106 to complete a top via layer (i.e., "V<sub>x</sub>") of the interconnect structure 100 is depicted, according to one or more embodiments. Similar to the metal line layer, the conductor layer 104 may be deposited to form a fraction of the top via layer. By way of example and not of limitation, FIG. 4 depicts the top via layer having four pairs of conductor layers 104 and texture suppression layers 106. However, it may be appreciated that the top via layer may be composed of any number of pairs of conductor layers 104 and texture suppression layers 106. By depositing multiple alternating layers of the conductor layers 104 and the texture suppression layers 106, smaller grain sizes of the conductor layers 104 with less upper surface roughness may be achieved

than if a single conductor layer 104 made up the metal and top via layers. The conductor layers 104 and texture suppression layers 106 may be considered respective first and second sub-layers of the overall top via layer.

[0039] Referring now to FIG. 5, deposition of a hardmask 108 and photoresist 110 on the interconnect structure 100 is depicted, according to one or more embodiments. The hardmask 108 may be composed of titanium nitride, silicon nitride, amorphous silicon, amorphous silicon germanium, or combinations thereof. The hardmask 108 may be deposited using, for example, any suitable deposition process. The photoresist 110 may be a light-sensitive material used in processes, such as photolithography, to form a patterned coating on a surface. The desired hardmask pattern for the hardmask 108 may be formed by removing the areas not protected by the pattern in the photoresist 110.

5

10

15

20

25

[0040] Referring now to FIG. 6, etching of the hardmask 108 and the conductor layers 104 and texture suppression layers 106 of the top via layer of the interconnect structure 100 is depicted, according to one or more embodiments. The hardmask 108 is removed using, for example, reactive ion etching or other etch processes such as wet chemical etching or laser ablation. In general, hardmask 108 is patterned such that hardmask 108 exposes areas of the conductor layers 104 and texture suppression layers 106 of the top via layer that do not coincide with a desired location for a top via.

[0041] Referring now to FIG. 7, filling of the etched top via layer of the interconnect structure 100 with an interlayer dielectric layer 112 is depicted, according to one or more embodiments. The interlayer dielectric layer 112 may be a non-crystalline solid material such as silicon dioxide, undoped silicate glass, fluorosilicate glass, borophosphosilicate glass, a spin-on low-k dielectric layer, a chemical vapor deposition low-k dielectric layer or any combination thereof. The term "low-k" as used throughout the present application denotes a dielectric material that has a dielectric constant of less than silicon dioxide.

[0042] Referring now to FIG. 8, deposition of a hardmask 114 on the interconnect structure 100 is depicted, according to one or more embodiments. The hardmask 114 may be composed of titanium nitride, silicon nitride, amorphous silicon, amorphous silicon germanium, or combinations thereof. The hardmask 114 may be deposited using, for example, any suitable deposition process.

[0043] Referring now to FIG. 9, depicts etching of the interlayer dielectric layer 112, the conductor layers 104 and texture suppression layers 106 of the metal line layer, and the liner 102 of the interconnect structure 100 is depicted, according to one or more embodiments. The interlayer dielectric layer 112, the conductor layers 104 and texture suppression layers 106, and the liner 102 may each be etched by respective reactive ion etch processes. As discussed above, reactive ion etching uses chemically reactive plasma, generated by an electromagnetic field, to remove various materials. Subsequent to the etching of the interlayer dielectric layer 112, the conductor layers 104 and texture suppression layers 106 of the metal line layer, and the liner 102, the hardmask 114 may be removed and a dielectric layer 116 may be deposited to surround the conductor layers 104 and texture suppression layers 106 of the metal and top via layers.

[0044] Referring now to FIG. 10, an operational flowchart illustrating the steps of a method 1000 for forming an interconnect structure is depicted.

[0045] At 1002, the method 1000 may include forming a metal line layer.

5

10

15

20

25

30

[0046] At 1004, the method 1000 may include forming a top via layer above and contacting the metal line layer. The metal line layer and the top via layer each include a plurality of alternating first layers composed of a first metal and second layers composed of a second metal that are thinner than the first layers.

[0047] It may be appreciated that FIG. 10 provides only an illustration of one implementation and does not imply any limitations with regard to how different embodiments may be implemented.

Many modifications may be made based on design and implementation requirements.

[0048] The resulting structure described above is a BEOL metal line and top via interconnect structure that includes a top via structure having alternating conductor layers and texture suppression layers to ensure small grain structure and a smooth surface of the top via structure. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product

can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.

[0049] While the present application has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the scope of the present application. It is therefore intended that the present application not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.

#### **CLAIMS**

#### What is claimed is:

- 1. An interconnect structure comprising:
- a metal line layer and a top via layer, each comprising a plurality of alternating first layers composed of a first metal and second layers composed of a second metal, wherein the second layers are thinner than the first layers.
- 2. The interconnect structure of claim 1, wherein the metal line layer and the top via layer each include at least four first layers and four second layers.
- 3. The interconnect structure of claim 1, wherein the second layers are monolayers of the second metal.
- 4. The interconnect structure of claim 1, further comprising:
  a dielectric material surrounding the metal line layer and the top via layer.
- 5. The interconnect structure of claim 1, wherein the first metal and the second metal have a substantially similar resistivity.
- 6. The interconnect structure of claim 1, wherein the first metal is selected from the group consisting of: ruthenium, copper, cobalt, molybdenum, tungsten, aluminum, or rhodium.
- 7. The interconnect structure of claim 1, wherein the second metal is tantalum or molybdenum.
- 8. The interconnect structure of claim 1, wherein the second metal is selected from the group consisting of: tantalum nitride, molybdenum nitride, and tantalum molybdenum nitride.
- 9. An interconnect structure comprising:
  - a diffusion barrier;
  - a metal line layer above and contacting the diffusion barrier; and
  - a top via layer above and contacting the metal line layer,

wherein the metal line layer and the top via layer each include a plurality of alternating first layers composed of a first metal and second layers composed of a second metal, wherein the second layers are thinner than the first layers.

- 10. The interconnect structure of claim 9, wherein the metal line layer and the top via layer each include at least four conductor layers and at least four texture suppression layers.
- 11. The interconnect structure of claim 9, wherein the second layers are monolayers of the second metal.
- 12. The interconnect structure of claim 9, further comprising:
  a dielectric material surrounding the metal line layer and the top via layer.
- 13. The interconnect structure of claim 9, wherein the first metal and the second metal have a substantially similar resistivity.
- 14. The interconnect structure of claim 9, wherein the first metal is selected from the group consisting of: ruthenium, copper, cobalt, molybdenum, tungsten, aluminum, or rhodium.
- 15. The interconnect structure of claim 9, wherein the second metal is tantalum or molybdenum.
- 16. The interconnect structure of claim 9, wherein the second metal is selected from the group consisting: tantalum nitride, molybdenum nitride, and tantalum molybdenum nitride.
- 17. A method of forming a structure, comprising:

forming a metal line layer; and

forming a top via layer above and contacting the metal line layer,

wherein the metal line layer and the top via layer each include a plurality of alternating first layers composed of a first metal and second layers composed of a second metal, wherein the second layers are thinner than the first layers.

18. The method of claim 17, wherein the metal line layer and the top via layer each include at least four first layers and at least four second layers.

19. The method of claim 17, wherein the second layers are monolayers of the second metal.

20. The method of claim 17, further comprising: forming a dielectric material surrounding the metal line layer and the top via layer.

1/10




FIG. 1

2/10






FIG. 2

3/10




FIG. 3

4/10




FIG. 4

5/10




FIG. 5

6/10




FIG. 6

7/10




FIG. 7

8/10




FIG. 8

9/10





FIG. 9

10/10



#### INTERNATIONAL SEARCH REPORT

International application No.

#### PCT/CN2022/120688 CLASSIFICATION OF SUBJECT MATTER H01L 21/768(2006.01)i; H01L 23/52(2006.01)i; H01L 23/482(2006.01)i According to International Patent Classification (IPC) or to both national classification and IPC В. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) H01I Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) CNTXT;ENTXT;ENTXTC;DWPI;CNKI;IEEE: interconnect, texture, suppression, film, layer, metal, line, wire, wiring, via, alternating, thinner, thickness, thicker, diffusion, barrier, roughness, grain C. DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. Category\* Y 1-20 TW 461066 B (MACRONIX INT. CO., LTD.) 21 October 2001 (2001-10-21) description, pages 3 to 10 and figures 2 to 12 Y CN 103715171 A (BOE TECHNOLOGY GROUP CO., LTD.) 09 April 2014 (2014-04-09) 1-20 description, paragraphs [0002] to [0050] and figures 2 to 3 Y CN 101546751 A (Semiconductor Manufacturing International Shanghai Co., Ltd.) 30 1-20September 2009 (2009-09-30) description, pages 1 to 4 and figures 1 to 2 CN 104867904 A (BOE TECHNOLOGY GROUP CO., LTD.) 26 August 2015 (2015-08-26) 1-20 Y description, paragraphs [0003] to [0044] and figures 1 to 3 CN 107204285 A (RUILI INTEGRATED CIRCUIT CO., LTD.) 26 September 2017 1-20 Α (2017-09-26)the whole document CN 103123909 A (CSMC Technologies Corporation) 29 May 2013 (2013-05-29) 1-20Α the whole document KR 20080091989 A (SAMSUNG ELECTRONICS CO., LTD.) 15 October 2008 (2008-10-15) 1-20Α the whole document Further documents are listed in the continuation of Box C. See patent family annex. later document published after the international filing date or priority date and not in conflict with the application but cited to understand the Special categories of cited documents: document defining the general state of the art which is not considered "A" principle or theory underlying the invention to be of particular relevance document of particular relevance; the claimed invention cannot be earlier application or patent but published on or after the international "E' considered novel or cannot be considered to involve an inventive step filing date when the document is taken alone document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other document of particular relevance; the claimed invention cannot be special reason (as specified) considered to involve an inventive step when the document is document referring to an oral disclosure, use, exhibition or other combined with one or more other such documents, such combination being obvious to a person skilled in the art document published prior to the international filing date but later than "P' document member of the same patent family the priority date claimed Date of the actual completion of the international search Date of mailing of the international search report **23 November 2022 07 December 2022** Name and mailing address of the ISA/CN Authorized officer National Intellectual Property Administration, PRC 6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing ZHANG, Hong

Telephone No. 86- (010) -62089915

100088, China

Facsimile No. (86-10)62019451

## INTERNATIONAL SEARCH REPORT Information on patent family members

International application No.

#### PCT/CN2022/120688

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)		r(s)	Publication date (day/month/year)
TW	461066	В	21 October 2001	•	None		
CN	103715171	A	09 April 2014	CN	103715171	В	25 January 2017
CN	101546751	A	30 September 2009	CN	101546751	В	23 March 2011
CN	104867904	A	26 August 2015	US	2017040430	<b>A</b> 1	09 February 2017
				WO	2016155214	<b>A</b> 1	06 October 2016
				CN	104867904	В	04 May 2018
				US	9837502	B2	05 December 2017
CN	107204285	A	26 September 2017	CN	107204285	В	30 March 2018
CN	103123909	Α	29 May 2013		None		
KR	20080091989	A	15 October 2008		None		