

US 20110136267A1

(19) United States (12) Patent Application Publication (10) Pub. No.: US 2011/0136267 A1 MORITA et al. $\frac{1}{20}$

Jun. 9, 2011

- (54) METHOD OF CONTROLLING FILM (30) Foreign Application Priority Data THINNING OF SEMICONDUCTOR WAFER FOR SOLD-STATE IMAGE SENSING Aug. 31, 2009 (JP) 2009-201136
- (75) Inventors: **Etsurou MORITA**, Tokyo (JP); (51) **Int. Cl.** $H01L$ 21/66 (2006.01)
Akihiko ENDO, Tokyo (JP); (52) **ILS Cl.** (2006.01) (JP); Hideki NISHIHATA, Tokyo (JP)
- (73) Assignee: SUMCO CORPORATION, Tokyo (JP)
- (21) Appl. No.: 12/869,894
- (22) Filed: Aug. 27, 2010
- -

Publication Classification

-
- Akihiko ENDO, Tokyo (JP); 52) U.S. C 438/S 257/E21.53 Yoshihisa NONOGAKI, Tokyo (52) U.S. Cl. s

The thickness of a semiconductor wafer layer, extending from a mirror-finished surface thereof to a solid-state image sensing device, is measured. Based on the residual thickness data, plasma etching is performed from the mirror-finished surface until a predetermined thickness is reached by controlling the plasma etching amount. By doing this, it is possible to reduce device at low cost without causing an increase in the number

of processes.

[Fig. 1a]

I Fig. 1b1

(Fig. 1d.

(Fig. le.

(Fig. 1 f)

 $[Fig. 3]$

(Fig. 4a)

 $[Fig. 4b]$

(Fig. 4c)

(Fig. 4d

(Fig. 4f)

(Fig. 4h

METHOD OF CONTROLLING FILM THINNING OF SEMICONDUCTOR WAFER FOR SOLD-STATE IMAGE SENSING DEVICE

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device. More specifically, the present inven tion relates to a method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device in a back-illuminated type solid-state image pick-up apparatus in which a solid-state image sensing device is formed on a surface layer of a semiconductor wafer and light is made incident from a rear surface side that is opposite to the side where the solid-state image sensing device is formed.

[0003] 2. Description of the Related Art
[0004] In a front-illuminated type CMOS solid-state image pick-up apparatus, there is multi-layer wiring in a light path of an incident light, especially in a light path of a gradient light in a periphery portion of an effective pixel area. Therefore, it is known that since the multi-layer wiring blocks light pen etration, efficiency of light utilization is undermined and sen sitivity also decreases. As a conventional technology directed to resolving this problem, a back-illuminated type CMOS solid-state image pick-up apparatus has been developed in which multi-layer wiring is formed on a front surface side of a silicon wafer and light is made incident from a rear surface side of the silicon wafer (for examples, Related Arts 1-3).

[0005] In the following, with reference to a flow sheet of FIG. 4, a manufacturing method of a conventional back illuminated type solid-state image pick-up apparatus dis closed in FIGS. 6-8 of Related Art 2 is explained.

[0006] First, an epitaxial SOI wafer 102 is prepared in which an epitaxial film 101 is formed on a surface of an SOI wafer 100 (FIG. 4a). In the SOI wafer 100, an active layer 105 is formed on a surface of a silicon wafer 103 via an embedded silicon oxide film (SiO₂ film) 104, the active layer 105 being a thin film and the silicon wafer 103 being made of a silicon single crystal. The epitaxial film 101 is epitaxially grown on a surface of the active layer 105.

0007 Next, a pixel separation area portion of an image pick-up area, a semiconductor well area portion, and a photo diode 106 as a photo sensor, are formed in the epitaxial film 101 from a front surface side thereof (FIG. 4b).
[0008] After that, a source-drain area that constitutes a plu-

rality of MOS transistors for reading out a signal charge is formed on each unit pixel cell of the epitaxial film 101, and a gate electrode is formed via a gate insulator film. Next, a source-drain area that constitutes another CMOS transistoris formed on a peripheral circuit portion, and a gate electrode is formed via a gate insulator film. Further, on the surface of the epitaxial film 101, a multi-layer wiring layer 109 is formed in which a multi-layer wiring 108 is formed in an interlayer insulator film 107.

[0009] Next, on the surface of the multi-layer wiring layer 109, an adhesive layer 110, which is made of a silicon oxide film, is formed. A Chemical Mechanical Polishing is applied to the surface of the adhesive layer 110 to planarize the surface of the adhesive layer 110 (FIG. $4c$). The epitaxial film 101, which has the photo diode 106 and the like formed therein, and the multi-layer wiring layer 109 constitute a solid-state image sensing device 117 of a CMOS type.

[0010] After that, a support substrate 112, which is made of single crystal silicon and has another adhesive layer 111 (which is made of silicon oxide film) formed on a bonding interface side, is bonded to the surface of the multi-layer wiring layer 109 to form a bonded wafer 113 (FIG. 4d).

[0011] After that, the bonded wafer 113 is flipped over, and the silicon wafer 103 is ground by using a grinding wheel until a residual thickness of 10-30 μ m is reached (FIG. 4e).

 $[0012]$ After that, by using the embedded silicon oxide film 104 as an etching stop layer, the residual portion of the silicon wafer 103 is removed by etching with a KOH solution (FIG. 4f). Using a KOH solution as an etching solution allows a selectivity between the silicon wafer 103 and the embedded silicon oxide film 104 to increase to $Si:SiO₂=100:1$ or above. As a result, it is possible to etch the silicon wafer 103 at a rate of 0.2-10 um/min, and use the embedded silicon oxide film 104 as an etching stop layer.

[0013] After that, film thinning is performed by removing the embedded silicon oxide film 104 with a hydrofluoric acid so as to expose the rear surface of the active layer 105 (FIG. 4g).

0014) Next, a pad aperture is formed at a required location of the active layer 105, and a terminal area is formed which includes interior portion of the aperture and connects to wir ing. After that, a color filter 114 and a micro lens 115 are sequentially formed at a location corresponding to the photo diode 106 of each pixel (FIG. 4h). By doing this, a CMOS solid-state image pick-up apparatus 116 of a back-illuminated type is manufactured.

[0015] [Related Art 1] Japanese Patent Laid-Open Publication No. 2008-2582O1

[0016] [Related Art 2] Japanese Patent No. 4046067

[0017] [Related Art 3] Japanese Patent Laid-Open Publication No. 2005-353996

[0018] In this way, according to the method of Related Art 2, first, in the SOI wafer 100, the CMOS solid-state image sensing device 117 is fabricated from the interior of the epi taxial film 101 across the surface thereof After that, the support substrate 112 is bonded to the rear surface side of the silicon wafer 103. Next, by using an etching stop method, the silicon wafer 103 is thinned until a necessary thickness is reached, and the CMOS solid-state image sensing device 117 is repositioned on the support substrate 112.

[0019] According to this method, it is possible to accommodate a request from the device manufacturing sector in recent years regarding reduction in thickness variation of the CMOS solid-state image sensing device 117. When thickness variation occurs, variation in incident intensity of light inci dent to the CMOS solid-state image sensing device 117 occurs, and it is possible for color unevenness to occur. How ever, the conventionally used epitaxial SOI wafer 102, in which the epitaxial film 101 is formed on the thin film active layer 105, was expensive. Furthermore, since the epitaxial film 101 is formed on the thin film active layer 105, defects such as slips and the like occur frequently, as compared to the case in which an epitaxial film is formed on a single layer silicon wafer.

[0020] In order to solve this problem, a method is developed in which, in place of an SOI wafer, an epitaxial silicon wafer, in which two layers of epitaxial films are formed on the surface of a silicon wafer, is used, and film thinning of the silicon wafer is performed by using etching stop. However, according to this method, although an ideal dopant concen tration ratio can be maintained at an early stage of the use of the CMOS solid-state image pick-up apparatus 116, impurity diffusion occurs when a device heat treatment or the like is applied. Therefore, the dopant concentration ratio is no longer suitable for etching stop, and a gradual concentration gradient is generated, and thus, a nonuniform etching is being carried out, which resulted in the above described thickness variation problem of the CMOS solid-state image sensing device 117.

[0021] Further, as another conventional technology directed to reduction in thickness variation of a CMOS image sensing device, as disclosed in Related Art 3, a method has been developed in which an end-point detector (polishing stop layer) is formed on the surface of the semiconductor substrate as an embedded layer of a material that is different from the semiconductor substrate. The semiconductor sub strate is subjected to film thinning by polishing the semiconductor substrate from the rear surface thereof until a position facing the end-point detector is reached. After that, a solidstate image sensing device is formed on the front surface side of the semiconductor substrate, and a support substrate is bonded to the front surface side of the semiconductor substrate. By doing this, a semiconductor apparatus including a back-illuminated type Solid-state image sensing device is manufactured. However, in this method, an end-point detec tor, which is a polishing stop layer, has to be made, which increases the number of processes and results in high cost.

BRIEF SUMMARY OF THE INVENTION

[0022] To address the above described problems, the inventors of the present invention have conducted intensive studies, and have accomplished the present invention by finding that all above described problems can be resolved when the fol lowing configuration is adopted. That is, the present invention provides a method of controlling film thinning of a semicon ductor wafer for a solid-state image sensing device that includes the following. First, a solid-state image sensing device is formed on a Surface layer of a silicon wafer, instead of an SOI wafer. After that, a support substrate is bonded to the surface of the solid-state image sensing device to make a bonded wafer. Next, the silicon wafer is ground from the rear surface side thereof until a position near the solid-state image sensing device is reached to make a wafer layer (semiconductor wafer layer). After that, the wafer layer is mirror finished by polishing or the like, and the residual thickness of the wafer layer, extending from the mirror-finished surface to the solid-state image sensing device, is measured. After that, based on the obtained residual thickness data, the wafer layer is plasma etched from the mirror-finished surface until a predetermined thickness is reached by controlling plasma etching amount, and is thereby planarized.

[0023] The present invention provides a method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device that allows a back-illuminated type solid-state image pick-up apparatus having a solid-state image sensing device with a reduced thickness variation, to be manufactured at low cost without causing an increase in the number of processes.

[0024] Further, the present invention provides a method of controlling film thinning of a semiconductor wafer for a solid state image sensing device in which it is difficult for defects such as slips to occur in an epitaxial film, as compared to the case where an epitaxial film is formed on an active layer of an SOI wafer.

[0025] The present invention is a method of controlling film
thinning of a semiconductor wafer for a solid-state image sensing device. In this method, the solid-state image sensing device is formed in a surface layer of the semiconductor wafer. After that, a support substrate is bonded to a surface of the semiconductor wafer to make a bonded wafer. After the bonding, the semiconductor wafer is ground from a rear surface side of the semiconductor wafer while leaving a semi conductor wafer layer on the solid-state image sensing device. After the grinding, the grinding surface of the semiconductor wafer layer is mirror finished by polishing or etch ing. The thickness extending from the mirror-finished Surface of the semiconductor wafer layer to the solid-state image sensing device is measured, and residual thickness data is obtained. Based on the residual thickness data, the semicon ductor wafer layer is plasma etched from the mirror-finished surface of the semiconductor wafer layer until a predetermined thickness is reached by controlling plasma etching amount, and is thereby planarized.

[0026] According to the present invention, first, a solidstate image sensing device is formed in a surface layer of the semiconductor wafer. Next, a support substrate is bonded to a surface of the semiconductor wafer to make a bonded wafer. After that, the semiconductor wafer is ground from a rear surface side of the semiconductor wafer while leaving a semiconductor wafer layer on the solid-state image sensing device. After that, the grinding surface of the semiconductor wafer layer is mirror finished by polishing or etching. After that, the thickness extending from the mirror-finished surface to the solid-state image sensing device is measured. Based on the obtained residual thickness data, the semiconductor wafer layer is plasma etched from the mirror-finished surface of the semiconductor wafer layer until a predetermined thickness is reached by controlling plasma etching amount.

[0027] The thickness that is important for a back-illuminated type solid-state image sensing device is the thickness extending from the processed surface to the solid-state image sensing device. Here the important point is not the thickness extending from the bonding interface to the solid-state image sensing device, but the thickness extending from the processed surface (the mirror-finished surface of the semicon ductor wafer layer) to the solid-state image sensing device.

[0028] In this way, in place of film thinning of a conventional expensive SOI wafer that involves etching stop, the method is adopted in which the thickness extending from the mirror-finished surface of the semiconductor wafer layer to the Solid-state image sensing device is measured, and, based on the obtained residual thickness data, the semiconductor wafer layer is plasma etched from the mirror-finished surface until a predetermined thickness is reached by controlling plasma etching amount. Thereby, a back-illuminated type solid-state image pick-up apparatus having a solid-state image sensing device with a reduced thickness variation can be manufactured at low cost without causing an increase in the number of processes.

[0029] As a semiconductor wafer, a single crystal silicon wafer can be adopted.

[0030] The semiconductor wafer can be made to have a predetermined resistivity by adding a p-type dopant (Such as B) or an n-type dopant (such as P, As, and Sb).

[0031] As a solid-state image sensing device, for example, a CMOS type device can be adopted. Other devices, such as a CCD type device can also be adopted. Here, the solid-state image sensing device includes an epitaxial film and a multi layer wiring layer, the epitaxial film having a pixel separation area portion of an image pick-up area, a semiconductor well area portion and a photo diode formed therein.

[0032] As a material for a support substrate, for example, a single crystal silicon wafer, a glass substrate, or the like, can be adopted.

[0033] A silicon oxide film may be laminated as an adhesive layer on a bonding interface of a support substrate.

[0034] A semiconductor wafer layer is a layered portion formed through film thinning of a semiconductor wafer by grinding or the like.

0035) Ingrinding of a semiconductor wafer, a rear surface (the surface that is opposite to the bonding surface) of the semiconductor is roughly ground with, for example, a #320 resinoid grinding wheel, and then is finish ground with a #2000 resinoid grinding wheel.

[0036] The residual thickness of the semiconductor wafer layer after grinding is 10-30 um. When the thickness is under 10 um, grinding damage may reach the device formation layer. When the thickness is above 30 um, etching time for film thinning becomes longer.

[0037] Method for mirror finishing the ground surface of the semiconductor wafer layer is polishing (mirror polishing) or etching (mirror etching) or a combination thereof. The flatness of the mirror-finished surface of the semiconductor wafer layer, in terms of the variation in the thickness of the semiconductor wafer layer extending to the solid-state image sensing device, is $0.5-2$ um in the accuracy of current grinding technology. When the flatness is above 2 um, plasma etching time becomes longer, and the accuracy of the flatness may deteriorate.

[0038] As a method for measuring the residual thickness of the semiconductor wafer layer, for example, FTIR, optical interferometry, ellipsometry, or the like, can be adopted.

[0039] The "predetermined thickness" is the thickness (depth) of the remaining semiconductor wafer layer having a thickness of 2-7 um after plasma etching.

 $[0040]$ As a plasma etching, DCP (dry chemical planarization) can be adopted. DCP is an etching process that uses a sulfur hexafluoride (SF $_6$) gas plasma.

[0041] Further, in the present invention, it is desirable that plasma moving speed along the mirror-finished Surface is changed according the thickness of an uneven portion of the mirror-finished surface. When the plasma moving speed is slower at a location where the uneven portion is thick and is faster at a location where the uneven portion is thin, variation in the thickness of the semiconductor wafer layer, extending to the Solid-state image sensing device, can be reduced. As a result, inter-element performance variation can be suppressed.

[0042] Further, in the present invention, it is desirable that the semiconductor wafer is an epitaxial silicon wafer having a single layer epitaxial film formed on a Surface thereof, and the Solid-state image sensing device is formed in a Surface layer of the epitaxial film. In this way, since an epitaxial silicon wafer having a single layer epitaxial film formed on a surface thereof is adopted as the semiconductor wafer, it is not necessary to form an epitaxial film in a thin film active layer as in the conventional method in which an SOI wafer is used. As a result, it is difficult for defects Such as slips to occur in an epitaxial film, and a high quality epitaxial film can be obtained.

[0043] As a material for an epitaxial film, for example, a single crystal silicon can be adopted.

[0044] As a method for forming an epitaxial film, any one of a vapor phase epitaxial method, a liquid phase epitaxial method and a solid phase epitaxial method can be adopted. Of these, as a vapor phase epitaxial method, for example, an atmospheric pressure vapor phase epitaxial method, a reduced-pressure vapor phase epitaxial method, a metalor ganic vapor phase epitaxial method, or the like, can be adopted. In a vapor phase epitaxial method, for example, a susceptor is used to house an epitaxial silicon wafer laterally (in a state in which front and rear surfaces are placed horizontally) in a wafer housing unit, the susceptor having a circular shape from a plan view and being mountable with a single wafer or a plurality of wafers. A vapor phase epitaxial method can be a homoepitaxy in which a material that is the same as the wafer is epitaxially grown, or a heteroepitaxy in which a material that is different from the wafer (such as GaAs) is epitaxially grown.

[0045] The thickness of an epitaxial film is $10 \mu m$ or less, optimally, 2-7 um. When the thickness is above 10 um, cost increases.

0046. The epitaxial film can be made to have a predeter mined resistivity by adding a p-type dopant or an n-type dopant.

[0047] Further, in the present invention, it is desirable that the plasma etched surface of the semiconductor wafer layer is final polished. In this way, when the plasma etched surface of the semiconductor wafer layer is final polished, the flatness of the plasma etched surface can be further improved.

[0048] In the final polishing, for example, an apparatus that final polishes one side is used. That is, a non-woven fabric for final polishing is used, and the polishing amount is about $0.01-1$ μm.

[0049] Further, in the present invention, it is desirable that the flatness of the plasma etched surface of the semiconductor wafer layer, in terms of the variation in the thickness of the semiconductor wafer layer extending to the solid-state image sensing device, is 0.5 um or less. By doing this, inter-element performance variation can be Suppressed.

[0050] When the flatness of the plasma etched surface of the semiconductor wafer layer, in terms of the variation in the thickness, is above $0.5 \mu m$, correction to the flatness of the plasma etched surface in a post-process is difficult to make, and inter-element performance variation increases. It is desir able that the flatness of the plasma etched surface of the semiconductor wafer layer, in terms of the variation in the thickness of the semiconductor wafer layer, is as small as possible, for example, 0.2 um or less.

[0051] Further, in the present invention, it is desirable that, after the plasma etching, the thickness of the semiconductor wafer layer, extending to the Solid-state image sensing device, is $2-7 \mu m$. In this way, since the thickness of the semiconductor wafer layer, after plasma etching or plasma etching fol lowed by polishing, is 2-7 um, film thinning can be uniformly performed according to the thickness of the Solid-state image sensing device.

[0052] After plasma etching, when the thickness of the semiconductor wafer layer is less than $2 \mu m$, sensitivity is degraded for a high wavelength; and when the thickness is above $7 \mu m$, sensitivity is degraded for a short wavelength.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

[0053] FIG. $1a$ is a vertical cross-sectional view illustrating a process of forming an epitaxial film on a base substrate in a method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device according to a first embodiment of the present invention.

[0054] FIG. $1b$ is a vertical cross-sectional view illustrating a process of forming a solid-state image sensing device in the method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device according to the first embodiment of the present invention.

[0055] FIG. 1 c is a vertical cross-sectional view illustrating a process of forming an adhesive layer on a multi-layer wiring layer in the method of controlling film thinning of a semicon ductor wafer for a solid-state image sensing device according to the first embodiment of the present invention.

[0056] FIG. $1d$ is a vertical cross-sectional view illustrating a process of bonding the base substrate and a support substrate in the method of controlling film thinning of a semi conductor wafer for a solid-state image sensing device according to the first embodiment of the present invention.

[0057] FIG. 1e is a vertical cross-sectional view illustrating a grinding process and a polishing process of the base substrate in the method of controlling film thinning of a semi conductor wafer for a solid-state image sensing device according to the first embodiment of the present invention.

[0058] FIG. 1*f* is a vertical cross-sectional view illustrating a process of measuring the thickness of the polished surface of the base substrate and performing plasma etching in the method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device according to the first embodiment of the present invention.

[0059] FIG. 1g is a vertical cross-sectional view illustrating a process of forming a color filter and a micro lens on the plasma etched surface of the base substrate in the method of controlling film thinning of a semiconductor wafer for a solid state image sensing device according to the first embodiment of the present invention.

[0060] FIG. 2 is a schematic front view of a DCP apparatus used in the method of controlling film thinning of a semicon ductor wafer for a solid-state image sensing device according to the first embodiment of the present invention.

[0061] FIG. 3 is an enlarged sectional view of a substantial part illustrating the plasma etching process of a semiconduc tor wafer in the method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device according to the first embodiment of the present invention.

[0062] FIG. $4a$ is a vertical cross-sectional view illustrating a process of forming an epitaxial film on an SOI wafer in a method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device according to a conven tional technology.

[0063] FIG. $4b$ is a vertical cross-sectional view illustrating a process of forming a solid-state image sensing device in the method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device according to the con ventional technology.

[0064] FIG. $4c$ is a vertical cross-sectional view illustrating a process of forming an adhesive layer on a multi-layer wiring layer in the method of controlling film thinning of a semicon ductor wafer for a solid-state image sensing device according to the conventional technology.

[0065] FIG. $4d$ is a vertical cross-sectional view illustrating a process of bonding the SOI wafer and a support substrate in the method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device according to the conventional technology.

[0.066] FIG. $4e$ is a vertical cross-sectional view illustrating a process of grinding the SOI wafer in the method of control ling film thinning of a semiconductor wafer for a solid-state image sensing device according to the conventional technol Ogy.

[0067] FIG. $4f$ is a vertical cross-sectional view illustrating a process of removing a silicon wafer that constitutes a por tion of the SOI wafer by using an etching stop method in the method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device according to the con ventional technology.

[0068] FIG. $4g$ is a vertical cross-sectional view illustrating a process of removing an embedded silicon oxide film that constitutes a portion of the SOI wafer by using the etching stop method in the method of controlling film thinning of a semiconductor wafer for a solid-state image sensing device according to the conventional technology.

[0069] FIG. $4h$ is a vertical cross-sectional view illustrating a process of forming a color filter and a micro lens on the surface of an active layer that constitutes a portion of the SOI wafer in the method of controlling film thinning of a semi conductor wafer for a solid-state image sensing device according to the conventional technology.

DETAILED DESCRIPTION OF THE INVENTION

0070. In the following, the embodiment of the present invention is specifically explained.

Embodiment

[0071] In the following, with reference to a flow sheet of FIG. 1, a method of manufacturing a back-illuminated type solid-state image pick-up apparatus utilizing a method of controlling film thinning of a semiconductor wafer for a solid state image sensing device according to a first embodiment of the present invention is explained.

[0072] First, an epitaxial silicon wafer 10 is prepared (FIG. 1a). The epitaxial silicon wafer 10 has a base substrate (semi conductor wafer) 11 as a main body, the base substrate 11 being obtained by processing a single crystal pulled by a CZ method, having a diameter of 300 mm, and having a resistiv ity of 1.0 Ω cm by boron doping. The epitaxial silicon wafer 10 is a wafer of a two-layer structure in which an one-layer epitaxial film 12 is formed only on a surface of the base substrate 11 , the epitaxial film 12 being formed from a single crystal silicon by using a vapor phase epitaxial method.

[0073] When the epitaxial film 12 is formed, a single-wafer vapor phase epitaxial growth apparatus is used. The vapor phase epitaxial growth apparatus has a susceptor horizontally arranged in a central region of a chamber, the susceptor having a circular shape from a plan view and having one base substrate 11 mounted therein, and the chamber having heaters arranged above and below. On one side of the chamber, a gas inlet is formed to flow a carrier gas $(H_2$ gas) and a source gas $(iHCl₃ gas)$ into an upper space of the chamber in a direction parallel to the surface of the wafer. On another side of the chamber, a gas outlet is formed.

[0074] When epitaxial growth is performed, the base substrate 11 is mounted in the susceptor, and the epitaxial film 12 is grown on the surface of the base substrate 11. More specifically, the carrier gas and the source gas are introduced into a reaction furnace though the corresponding gas inlet. With pressure in the furnace being set at $100±20$ KPa, silicon generated from thermal decomposition or reduction of the source gas is deposited at a reaction rate of 3.5-4.5 μ m/minute onto the surface of the base substrate 11, the base substrate 11 having a temperature of 1000-1150° C. By doing this, the epitaxial film 12 is formed on the surface of the base substrate 11, the epitaxial film 12 being a silicon single crystal and having a thickness of about 5 μ m. In this way, the epitaxial silicon wafer 10 is prepared.

0075) Next, a pixel separation area portion of an image pick-up area, a semiconductor well area portion, and a photo diode (solid-state image sensing device) 13 as a photo sensor, are formed in the epitaxial film 12 from a front surface side thereof (FIG. $1b$). Specifically, the photo diode 13 and a plurality of MOS transistors are formed corresponding to each pixel area portion in the image pick-up area portion of the epitaxial film 12, and a CMOS transistor is formed in a peripheral circuit portion in a peripheral area. Further, on the surface of the epitaxial film 12, a multi-layer wiring layer 16 is formed in which a multi-layer wiring 15 is embedded in an interlayer insulator film 14.

[0076] After that, on the bonding interface side surface of the multi-layer wiring layer 16, an adhesive layer 17, which is a silicon oxide film having a thickness of $0.2 \mu m$, is formed by using, for example, a reduced-pressure CVD method (FIG. 1c). The epitaxial film 12, which has the photo diode 13 and the like formed therein, and the multi-layer wiring layer 16, constitute a solid-state image sensing device 40 of a CMOS type.

[0077] After that, Chemical Mechanical Polishing is applied to the surface of the adhesive layer 17 to increase the flatness of the surface of the adhesive layer 17, which is to be bonded.

[0078] After that, a support substrate 19, which is made of a single crystal silicon wafer, is bonded to the surface of the multi-layer wiring layer 16, which is formed on the base substrate 11 (FIG. $1d$).

[0079] In this case, first, the support substrate 19 is prepared in which another adhesive layer 18 is formed on the surface on the side to be bonded with the multi-layer wiring layer 16, the adhesive layer 18 being made of a silicon oxide film. The support substrate 19 is a silicon wafer identical to the base substrate 11.

[0080] As a specific bonding method, the surfaces of the adhesive layers 17 and 18 are first exposed to a nitrogen plasma, and then are put in contact to each other at a normal temperature so as to bond the multi-layer wiring layer 16 and the support substrate 19. By doing this, a bonded wafer 20 is obtained. After that, the bonded wafer 20 is inserted into a thermal oxidation furnace to perform a bonding heat treat ment so as to enhance the bonding strength. When doing this, the heating temperature of the bonding heat treatment is 350° C. The time of the bonding heat treatment is 8 hours. Oxygen is used as the atmosphere gas in the thermal oxidation furnace.

[0081] Next, the bonded wafer 20 is flipped over, and film thinning is performed on the base Substrate 11 by grinding the base substrate 11 from the side opposite to the bonding side to make a wafer layer (semiconductor wafer layer) 11A (FIG. 1e). Here, a rough grinding is performed using a $#320$ resinoid grinding wheel, and then a finish grinding is performed using a #2000 resinoid grinding wheel. After the grinding, the wafer layer 11A has a thickness of 15 μ m.

[0082] After that, polishing is performed on the ground surface of the wafer layer 11A using a final polishing apparatus to mirror finish the ground surface. As the final polishing apparatus, a non-woven fabric for final polishing is used, in which a foaming surface layer is formed on the surface of a flexible plastic foam. Here, the polishing amount is $9 \mu m$.

[0083] After that, the thickness extending from the mirrorfinished surface of the wafer layer 11A to the photo diode 13 (the interface between the epitaxial film 12 and the multi layer wiring layer 16) is measured, and residual thickness data is obtained. For the residual thickness measurement, an Acumap measurement apparatus made by KLA Tencor Cor poration is used.

[0084] Next, based on the measured residual thickness data (about $6 \mu m$), the wafer layer 11A is plasma etched from the mirror-finished surface until it reaches just before (a residual thickness of about 5 μ m) the interface between the wafer layer 11A and the epitaxial film 12 (FIG. 1/). After the plasma etching, the flatness of the plasma-etched surface of the wafer layer 11A is improved to the extent that the variation in the thickness of the wafer layer 11A, extending to the solid-state image sensing device 40, is about 0.1 um.

[0085] For the plasma etching, a DCP (Dry Chemical Planarization) apparatus made by SpeedFam Company Limited is used. The DCP apparatus, as compared to a common plasma etching apparatus, has an advantage in that it allows localized etching control by using a small-diameter head.

[0086] In the following, with reference to FIG. 2 and FIG. 3, the configuration of a DCP apparatus 50 and a plasma etching method using the DCP apparatus 50 are specifically explained.

[0087] The DCP apparatus 50, which is illustrated in FIG. 2, applies plasma assisted chemical etching to the mirror finished surface of the wafer layer 11A. In this plasma etch ing, while an etching gas of SF_6 , is flown at a rate of 1001000 cc/minute into etching reaction furnace St, which is negatively pressurized by suction pumps P1 and P2, a microwave having a frequency of 2.45 GHz and a power of 300-600 W is continuously applied by using a microwave power source 51. By doing this, from a plasma discharge tube 52, the etching gas of SF_6 is excited and a plasma is generated. More specifically, the etching gas of SF₆ receives plasma energy inside the plasma discharge tube 52 and becomes chemically activated. [0088] After that, a chuck 53, which holds the bonded wafer 20, is moved along the mirror-finished surface of the wafer layer 11A with a moving speed that changes according to the thickness of the uneven portion (undulating portion) of the mirror-finished surface (FIG. 3). By doing this, radical species 54, which are excited by plasma, are sequentially supplied to predetermined locations of the wafer layer 11A. As a result, silicon under a plasma area is etched at an etching rate of about 1 um/second and etching amount of 1-5 um accord ing to the thickness (for example, 1-5 um) of the uneven portion. When doing this, based on the residual thickness data, other portions of the mirror-finished surface of the wafer layer 11A are also successively plasma etched. By doing this, convexoconcave is completely removed from the entire plasma etched surface of the wafer layer 11A. The symbol A(B) in FIG. 2 represents a thickness measurement instru ment of the bonded wafer 20.

[0089] In this way, in the first embodiment, in place of film thinning of a conventional expensive SOI wafer that involves etching stop, the method is adopted in which the thickness extending from the mirror-finished surface of the wafer layer 11A to the photo diode 13 is measured, and based on the obtained residual thickness data, plasma etching using DCP is performed to etch the wafer layer 11A from the mirror-fin ished surface of the wafer layer 11A until a predetermined thickness is reached by controlling the plasma etching amount through changing moving speed of the plasma along this, a back-illuminated type solid-state image pick-up apparatus 30, described below, having the solid-state image sens ing device 40 with a reduced thickness variation, can be manufactured at low cost without causing an increase in the number of processes as compared to the conventional method. As a result, it is possible to reduce variation in inci dent intensity of light incident to the Solid-state image sensing device 40 and prevent color unevenness.

[0090] After that, the plasma etched surface of the wafer layer 11A is final polished by using a final polishing appara tus, which uses the non-woven fabric for final polishing. Here, the polishing amount is 0.1 um. By doing this, it is possible to further improve the flatness of the plasma etched surface.

[0091] Next, on the rear surface of the wafer layer 11A, which has been made a thin film, a passivation film such as a silicon nitride film or a silicon oxide film is formed by using a plasma CVD method.

[0092] After that, at a required location in a formation area of a solid-state image sensing device in the wafer layer 11A, an aperture for pad (terminal) lead-out for the purpose of connecting to the multi-layer wiring 15 is formed. A pad is formed through the aperture.

[0093] After that, a color filter 21 of a corresponding color is formed at a location corresponding to each photo diode 13, and a micro lens 22 is formed above the color filter 21. By doing this, a back-illuminated type solid-state image pick-up apparatus 30 is manufactured (FIG. 1g).

[0094] In this way, since a single-layer type silicon wafer is used as the base substrate 11, as compared to the case where an expensive SOI wafer is used, it is possible to reduce the cost of the back-illuminated type solid-state image pick-up apparatus 30. Furthermore, a high quality epitaxial film 12 can be obtained without the need of forming an epitaxial film in the active layer of an SOI wafer as required in a conven tional method.

[0095] With respect to the back-illuminated type solid-state image pick-up apparatus 30 of the first embodiment, an experiment is actually performed to measure the variation in the thickness of the Solid-state image sensing device 40 within the surface area of the silicon wafer, and the results of the experiment are reported here.

[0096] As the measurement apparatus, an Acumap made by KLA Tencor Corporation was used. The results are as fol lows. The thickness variation, within the surface area of the wafer, is less than 0.1 μ m. Therefore, without using an expensive SOI wafer, good film thickness uniformity was obtained.
Further, the thickness of the semiconductor wafer layer, extending to the solid-state image sensing device, was $4 \mu m$. Therefore, an effect that only a high quality epitaxially grown layer remains was obtained.

INDUSTRIAL APPLICABILITY

[0097] The present invention is useful for manufacturing a back-illuminated type CMOS image sensor and the like.

What is claimed is:

1. A method of controlling film thinning of a semiconduc

- tor wafer for a solid-state image sensing device, comprising: forming the solid-state image sensing device in a surface layer of the semiconductor wafer;
	- bonding, thereafter, a support substrate to a surface of the semiconductor wafer to make a bonded wafer;
grinding, after the bonding, the semiconductor wafer from
	- a rear surface side of the semiconductor wafer while leaving a semiconductor wafer layer on the solid-state image sensing device;
	- mirror-finishing, after the grinding, the ground surface of the semiconductor wafer layer by one of polishing and etching:
	- measuring thickness extending from the mirror-finished surface of the semiconductor wafer layer to the solid state image sensing device, and obtaining residual thick ness data; and
	- plasma etching, based on the residual thickness data, the semiconductor wafer layer from the mirror-finished surface of the semiconductor wafer layer until a predetermined thickness is reached by controlling the plasma etching amount

2. The method of controlling film thinning of a semicon ductor wafer for a solid-state image sensing device according to claim 1, wherein

plasma moving speed along the mirror-finished surface is changed according to the thickness of an uneven portion of the mirror-finished surface.

3. The method of controlling film thinning of a semicon ductor wafer for a solid-state image sensing device according to claim 1, wherein

- the semiconductor wafer is an epitaxial silicon wafer hav ing a single layer epitaxial film formed on a Surface thereof, and
- the solid-state image sensing device is formed in a surface layer of the epitaxial film.

4. The method of controlling film thinning of a semicon ductor wafer for a solid-state image sensing device according to claim 1, wherein

the plasma etched surface of the semiconductor wafer layer is final polished.

5. The method of controlling film thinning of a semicon ductor wafer for a solid-state image sensing device according to claim 1, wherein

flatness of the plasma etched surface of the semiconductor wafer layer, in terms of variation in the thickness of the semiconductor wafer layer, extending to the solid-state image sensing device, is 0.5 μ m or less.

6. The method of controlling film thinning of a semicon ductor wafer for a solid-state image sensing device according to claim 1, wherein

after the plasma etching, the thickness of the semiconduc tor wafer layer, extending to the solid-state image sensing device, is 2-7 um.

c c c c c