

(12) UK Patent Application (19) GB (11) 2 142 174 A

(43) Application published 9 Jan 1985

(21) Application No 8410529

(22) Date of filing 25 Apr 1984

(30) Priority data

(31) 58/073450 (32) 26 Apr 1983 (33) JP

(71) Applicant
Shin-Kobe Electric Machinery Co. Ltd. (Japan),
1-1 Nishi-Shinjuku 2-chome, Shinjuku-ku, Tokyo, Japan

(72) Inventors
Hisao Hammura,
Tetsuro Echizen,
Yoshio Sanada

(74) Agent and/or Address for Service
Gee & Co.,
Chancery House, Chancery Lane, London WC2A 1QU

(51) INT CL³
G01R 13/00


(52) Domestic classification
G4H 13D 14A 14B SQ
H4T 1A8 XX

(56) Documents cited
GB A 2128433 GB A 2029972
GB A 2124458 GB A 2001794
GB A 2124457 GB 1559074
GB A 2042837 GB 1087240
GB A 2040147 EP A2 0066173
GB A 2031201

(58) Field of search
G4H
H4T

(54) An oscilloscope


(57) An oscilloscope has a memory (5) in which waveform data can be written or from which it can be read, a writing control circuit (2, 3, 4, 6, 8, 7) to control writing the waveform data in the memory, a reading control circuit (19, 9, 7, 10, 11) to control reading the waveform data from the memory, and a display (12-18) to indicate the read waveform data. There is a period during which writing is prohibited after writing all the data of one waveform. The writing period during which each of the data of one waveform is written has a minimum uniform length, and a period during which the data can be available read from the memory becomes longer as the writing frequency becomes lower.




GB 2 142 174 A

2142174

HIE 2



HIE 3



SPECIFICATION

An oscilloscope

5 This invention relates to an oscilloscope in which waveforms can be indicated on a matrix type flat display such as a liquid-crystal display or plasma display as well as on a CRT (cathode-ray tube).

A prior CRT type oscilloscope can scan electronic beams at extremely high speed in accordance with the input waveform, but a prior matrix type flat display has scanning speed and system limited to particular ones. Thus, in the matrix type flat display, the input waveform is temporarily stored in a memory and required to be read in synchronization with scanning of the matrix type flat display. This prevents the waveform data from being displayed during writing them. Thus, it will be noted that an image flickers and is therefore observed with difficulty.

Accordingly, it is a principal object of the invention to provide an oscilloscope having a matrix type plane display used adapted to be easy to observe a waveform data.

It is another object of the invention to provide an oscilloscope adapted to have circuits simplified and be economically provided.

In accordance with the invention, there is provided an oscilloscope comprising a memory in which waveform data are written and from which said waveform data are read, a writing control circuit to control writing said waveform data in said memory, a reading control circuit to control reading said waveform data from said memory and a display part to indicate said read waveform data, characterized by that said writing and reading control circuits have a uniform writing prohibition period provided after all the data of one waveform is finished to be written and also that a writing period of each data of said one waveform has a minimum uniform length while a reading period is so set to be longer as a writing frequency becomes lower.

The above and other object and features of the invention will be apparent from the description of the embodiment taken along with reference to the accompanying drawings in which:

Figure 1 is a schematic diagram of an oscilloscope constructed in accordance with one embodiment of the invention; and

Figures 2 and 3 illustrate waveforms on various portions of the oscilloscope of the invention when it is operated.

Referring now to *Figure 1*, there is shown an oscilloscope constructed in accordance with one embodiment of the invention. An input signal *I/N* of the oscilloscope is amplified by an amplifier 1 and supplied to a triggering circuit 2 and also to an analog-to-digital converter 4. The triggering circuit 2 has one triggering input *T*, two reset inputs *R 1* and *R 2* and one output *Q*. When a signal supplied to the triggering input *T* has predetermined conditions met, a signal is produced at the output *Q*. As viewed in *Figure 2*, this occurs at the center of positive slopes of the input signal *I/N*. In *Figures 2 and 3*, the waveform at the output *Q* of the element 2 is

indicated by *Q2*.

The output from the triggering circuit 2 is supplied to a writing oscillator 3 which begins to be operated by the output. An output from the oscillator 3 is indicated by writing clock pulse *Q3*. The number of the *Q3* is 240 while its frequency varies approximately from 1 Hz to 10 MHz in accordance with the input signal *I/N*. The writing clock pulse *Q3* are supplied to a clock pulse input *cp* of the analog-to-digital converter 4, a clock pulse input *cp* of a writing counter 6, a selecting input *S* of an address selector 7 and a writing input *W* of a memory 5.

The analog-to-digital converter 4 converts the output signal from the amplifier 1 into a digital signal in synchronization with the writing clock pulse *Q3* and outputs it. In the illustrated embodiment, the digital signal has the value of 0 to 63 at 6 bits and is supplied to an input *DI* of the memory 5. In *Figure 1*, a double line indicates a bundle of signal lines. The digital signals are produced 240 times per one triggering.

The writing counter 6 counts the writing clock pulse *Q3* from the writing oscillator 3. This writing counter 6 produces a writing address signal *Q6* having a value of 0 to 239 and a carry signal *C6* when it counts 239. The carry signal *C6* is supplied to the reset input *R2* of the triggering circuit 2 to reset the output *Q2*. Thus, it will be noted that the writing clock pulse *Q3* stop when they reach just 240 pulses as aforementioned. The carry signal *C6* is supplied also to a triggering input *T* of a timer 8. Although described in details later, the timer 8 produces an output signal *Q8* of predetermined pulse width *t2* when triggered. Since the output signal *Q8* is supplied to another reset input *R1* of the triggering circuit 2, the latter circuit is prohibited from triggering during a period of *t2*.

Although described in details later, the address selector 7 outputs as a memory address signal *Y7* the writing counter output *Q6* which is connected to an input *A* of the address selector 7 while the writing clock *Q3* connected to a selecting input *S* of the address selector 7 is 1. The memory address signal *Y7* is supplied to the memory 5. Thus, it will be noted that 240 data in the form of digital signal will be sequentially written in the memory 5. The memory 5 may have a capacity of 240 words of 6 bits, but is required to have the writing speed of 10 times per second in case that the writing clock *Q3* is 10 MHz.

A reading oscillator 19 has an oscillation frequency of approximately 700 KHz. A reading output of the reading oscillator 19 is a reading clock pulse *Q19*. The reading clock pulse *Q19* is supplied to a clock pulse input *CP* of a row counter 9. The row counter 9 counts the reading clock pulse to produce a reading address *Q9* having a value of 0 to 239. When the row counter 9 counts 239, it produce a carry output *C9*, which is supplied to a clock pulse input *CP* of a line counter 10. The line counter 10 counts the carry output *C9* to produce a line address *Q10* having a value of 0 to 63.

A matrix type flat display comprises elements 12 to 18. A display panel 12 comprises 64 row [electrodes 17 (*X0* through *X 63*)] and 240 column electrodes 18 (*Y0* through *Y 239*). Cross points of

respective electrodes 17 and 18 are picture elements. A row decoder 13 receive a row address $Q10$ to decode it so as to sequentially make one of 64 outputs into 1. A row driver 14 serves to convert the decoded signal into a signal suitable for driving the row electrodes 17. The row electrodes $X0$ through $X63$ are sequentially scanned so that one line electrode 17 is selected at one time. In Figure 2 $T0$ through $T63$ indicate scanning periods of the respective row electrodes.

It should be noted that it is required to apply to the column electrodes 18 a signal to indicate turning on or off picture elements on one line in accordance with scanning of the row electrodes 17. This is accomplished by feeding 240 data of one line to a data input D of a column shift register 15 at time required. The reading clock pulse $Q19$ for shifting is supplied to a clock pulse input CP of the column shift register 15. A column driver 16 serves to convert 240 output signals from the column shift register 15 into signals suitable for driving the column electrodes 18.

After writing operation as aforementioned, when the writing clock pulse $Q3$ is not produced, the selecting input S of the address selector 7 is 0. At that time, the address selector 7 produces as the memory address signal $Y7$ the reading address $Q9$ supplied to the input B . Since the writing input W of the memory 5 is 0 at that time, the memory 5 sequentially produces the written data at an output $D0$. A comparator 11 compares the output $D0$ from the memory 5 with the row address $Q10$ from the line counter 10 to produce an output signal $Y11$ when they are equal to each other. The output signal $Y11$ is supplied to the data input D of the column shift register 15.

An example of waveform of $Y11$ is shown in Figure 2. If the first data (word of 0) written in the memory 5 is 0, the comparator 11 produces the signal because the values to be compared is equal to each other at the beginning of the period $T1$. If there are other data having a value of 0, the signal is produced at the corresponding during period $T1$. Thus, all the data having a value of 0 will be indicated on the first row $X0$ of the display panel 12. Similarly, if the value of the next word from the memory 5 is 1, a signal is produced at the second position (corresponding to $Y1$) of the period $T1$. By repeating the above operation, the complete waveform is displayed on the display panel 12. The indication is required to be repeated several decade times per second so that there is no flicker. In the embodiment, the number of repetition is $46 \text{ Hz} (700 \text{ KHz} \div 240 \div 64)$.

In the above writing and reading (or indicating) operations, since no reading address $Q9$ is applied to the memory 5 during writing period, the random patterns are displayed and it is difficult to observe waveform pattern. In the invention, the ratio of writing time is so maintained at a value smaller than the predetermined value that the waveform pattern can be easily observed.

Figure 2 shows an example in which the frequency of the input signal I/N is relatively higher. In the example, since the frequency of the writing clock pulse $Q3$ is also higher, the period $t1$ is shorter as 1 ms. In this case, the writing operation is prohibited

during next 100 ms by maintaining the pulse width $t2$ of the timer 8 at 100 ms. More particularly, the next point of triggering of the input signal I/N is expected to be $t10$, but triggering is delayed with $t11$. Thus, it will be noted that the ratio of writing time will be less than 1% with the result that a good image can be obtained.

Figure 3 shows operating waveforms in case the frequency of the input signal I/N is lower. In this case, since the frequency of the writing clock pulse $Q3$ is also lower, $t1$ is longer. If the frequency of the writing clock pulse $Q3$ is 100 Hz, for example, $t1$ is 2.4 seconds, which causes the effectiveness of the timer 8 to be lost. In such a case, the total of $t4$ and $t5$ is 10 ms. According to the invention, the pulse width $t4$ of the writing clock pulse $Q3$ is as small as possible. Since $t4$ is the period for writing of the memory 5, it may be approximately 100 ns. Thus, it will be understood that the period $t1$ which corresponds to the nominal period during which all the data of 240 words are written is relatively longer, but the time $t4$ during which the memory 5 is actually used for writing operation is extremely shorter than the remaining time $t5$.

The frequency of the reading clock pulse $Q19$ is 700 KHz which is much higher than 100 Hz of the writing clock pulse $Q3$, almost when the data in the memory 5 can be correctly read during the time $t5$. The memory address $Y7$ is shown in the lowermost passage of Figure 3. In Figure 3, $W0$, $W1$ etc. designate the writing address while $R0$, $R1$ etc. designate the reading address. In this case, the ratio of net writing periods $t4$ to and $t5$ is 0.1 %. In Figure 3, if the frequency of writing clock $Q3$ is higher, $t5$ is equal to or less than $t4$ so that the correct data cannot be read. But, it will be understood that the period $t2$ of Figure 2 will be available for reading the correct data.

As noted from the above description, although the oscilloscope has the matrix type flat display for which the memory is essential, the ratio of writing periods of the memory can be kept at lower value so that the displayed waveform can be easily observed. This causes the circuitry to be more simplified because two memories which are alternately used are not required.

Although the invention which controls the memory is suitable for the oscilloscope having a liquid-crystal display which has relatively late response and does not respond to the momentary erroneous data, it may be applicable for the oscilloscope having a conventional cathode-ray tube. Thus, it should be noted that this invention can be applied to the oscilloscope having the memory used.

Although some preferred embodiments of the invention have been described and illustrated, it will be understood by those skilled in the art that they are by way of example and that various changes and modifications may be made without departing from the spirit and scope of the invention, which is intended to be defined only to the appended to the claims.

CLAIMS

1. An oscilloscope comprising a memory in which waveform data are written and from which
5 said waveform data are read, a writing control circuit to control writing said waveform data in said memory, a reading control circuit to control reading said waveform data from said memory and a display part to indicate said read waveform data, characterized by that said writing and reading control circuits
10 have a certain writing prohibition period provided after all the data of one waveform is finished to be written and also a writing period of each data of said one waveform has a minimum uniform length while
15 a reading period is so set to be longer as a writing frequency becomes lower.
2. An oscilloscope as set forth in claim 1, wherein said writing control circuit comprises an analog-to-digital converter to convert an input signal into a
20 digital signal, a triggering circuit to receive said input signal and to produce a triggering signal, a writing oscillator to receive said triggering signal and to produce a writing clock pulse, a writing counter to count said writing clock pulse to produce an output
25 signal during counting and to produce a reset signal after said writing clock pulse is finished to be counted and an address selector to receive said writing clock pulse and said output signal from said writing counter to produce an address signal while
30 said writing clock pulse appears.
3. An oscilloscope as set forth in claim 2, and further comprising a timer to receive said reset signal from said writing counter to produce a writing prohibition signal to stop triggering of said triggering circuit.
35
4. An oscilloscope as set forth in claim 3, wherein said writing oscillator is so set to produce the writing clock pulse having width smaller than that during which said writing clock pulse disappears.
- 40 5. An oscilloscope, substantially as hereinbefore described with reference to the accompanying drawings.
6. The features herein described, or their equivalents, in any patentably novel selection.