# UK Patent Application (19) GB (11) 2 335 557

(43) Date of A Publication 22.09.1999

(21) Application No 9905736.6

(22) Date of Filing 15.03.1999

(30) Priority Data (31) 09042753

(32) 17.03.1998

(33) US

(71) Applicant(s)

Motorola Inc (Incorporated in USA - Delaware) 1303 East Algonquin Road, Schaumburg, Illinois 60196, Delaware, United States of America

(72) Inventor(s)

Carl L Shurboff

(74) Agent and/or Address for Service

Marc Morgan Motorola Limited, European Intellectual Property Operation, Midpoint, Alencon Link, BASINGSTOKE, Hampshire, RG21 7PL, United Kingdom

(51) INT CL6 H03D 13/00 // H03L 7/089

(52) UK CL (Edition Q) **H3R RPDA** 

**Documents Cited** 

US 5432826 A


US 4378509 A US 4970475 A


Field of Search (58)UK CL (Edition Q ) H3R RFPD RPDA INT CL6 HO3D , HO3L


#### (54) Abstract Title


#### Phase detection apparatus


(57) A phase detector circuit (500) includes a first flip flop (502), a second flip flop (504), a first charge pump (506) and a second charge pump (508). Outputs of the flip flops directly enable the charge pumps in response to received clocking signals. A first delay circuit (512) delays the output signal from the first flip flop to an AND gate (510) which combines the delayed output signal and the output signal from the second flip flop. The AND gate output is delayed in a second delay circuit (514) to produce a delayed reset signal which resets both flip flops simultaneously and disables the charge pumps. The phase detector circuit balances the amount of charge provided to a phase locked loop near the in-phase condition to improve linearization of the phase detector.




















## PHASE DETECTION APPARATUS

### Field of the Invention

10

5

The present invention generally relates to phase detection apparatus. More particularly, the present invention relates to an improved phase detection apparatus for generating a phase difference signal in a phase locked loop.

## Background of the Invention

15

20

25

30

35

Phase detector circuits are commonly used to detect a phase difference between two input signals. One typical application is in a phase locked loop (PLL) to detect a phase difference between a reference signal from a reference oscillator and a loop feedback signal. The output of the phase detector circuit is used to adjust the phase relationship between the reference signal and output signal of the PLL.

One phase detector circuit includes two D-type flip flops, a delay element and an AND gate. The D inputs of the flip flops are tied to a high logic level. One flip flop is clocked by a reference signal, the other flip flop is clocked by a feedback signal from a voltage controlled oscillator (VCO) of a PLL. The outputs of the flip flops are ANDed together and the result delayed in the delay element, then used to reset one of the flip flops. The other flip flop is reset with the result from the AND gate without being delayed. Each flip flop enables a charge pump. One charge pump provides a positive current to the VCO, the other charge pump provides negative current to the VCO. Charge is added to correct phase mismatch between the reference signal and the feedback signal.

This phase detector circuit is generally adequate for most applications. However, there is still an imbalance of charge added to or subtracted from the VCO by the charge pumps, particularly near in-phase condition. The result is phase noise. The amount of phase noise can be

unacceptable in certain applications, such as in a fractional-n synthesizer.

To optimize the phase noise of the fractional-n synthesizer, equal amounts of charge must be added and subtracted from the loop for a given phase offset. The prior art phase detector circuit has been inadequate for this purpose.

Accordingly, there is a need in the art for a phase detector which provides equal amounts of charge to the loop near the in-phase condition.

## Brief Description of the Drawings

15

20

25

10

The features of the present invention, which are believed to be novel, are set forth with particularity in the appended claims. The invention, together with further objects and advantages thereof, may best be understood by making reference to the following description, taken in conjunction with the accompanying drawings, in the several figures of which like reference numerals identify identical elements, and wherein:

FIG. 1 is a block diagram of a phase detector circuit;

FIG. 2 is a timing diagram illustrating operation of the phase detector circuit of FIG. 1;

FIG. 3 is a timing diagram illustrating operation of the phase detector circuit of FIG. 1;

FIG. 4 is a timing diagram illustrating operation of the phase detector circuit of FIG. 1;

FIG. 5 is a block diagram of a phase detector circuit;

FIG. 6 is a timing diagram illustrating operation of the phase detector circuit of FIG. 5;

FIG. 7 is a timing diagram illustrating operation of the phase detector circuit of FIG. 5;

FIG. 8 is a timing diagram illustrating operation of the phase detector circuit of FIG. 5;

FIG. 9 is a timing diagram illustrating operation of the phase detector circuit of FIG. 5;

FIG. 10 is a block diagram of a delay circuit for use in the phase detector circuit of FIG. 5; and

FIG. 11 is a block diagram of a phase locked loop (PLL) employing the phase detector circuit of FIG. 5.

35

40

## Detailed Description of a Preferred Embodiment

5

10

15

20

25

30

35

40

Referring now to FIG. 1, it shows a block diagram of a phase detector circuit 100. The phase detector circuit 100 includes a first storage circuit, D-type flip flop 102, a second storage circuit, D-type flip flop 104, a first charge pump 106 and a second charge pump 108. The phase detector circuit 100 further includes a first delay circuit 110, a second delay circuit 112, a third delay circuit 114, a fourth delay circuit 116, and a AND gate 118.

The first flip flop 102 has a data input 120 tied to a high logic level, such as the positive power supply, and a clock input 122 configured to receive a reference clock signal  $F_r$ . The first flip flop 102 further has a reset input 124 and an output 126. The second flip flop 104 is similarly configured and has a data input 130 tied to a high logic level and a clock input 132 configured to receive a variable clock signal  $F_v$ . The second flip flop 104 further has a reset input 134 and an output 136

The first charge pump 106 has an enable input 140 coupled to the output 126 of the first flip flop 102 through fourth delay circuit 116. The first charge pump 106 has an output coupled to the output 142 of the phase detector circuit 100. The second charge pump 108 has an enable input 144 coupled to the output 136 of the second flip flop 104 through the second delay circuit 112. The second charge pump 108 is also coupled to the output 142. The first charge pump 106 provides an up current having a positive polarity to the output 142 when an enable signal is applied to the enable input 140. Similarly, the second charge pump provides a down current having a negative polarity to the output 142 in response to an enable signal applied to the enable input 144. The charge pumps are conventional in their design.

The delay circuits and the AND gate are configured to linearize the phase detector circuit 100 by equalizing the amount of charge supplied to the output 142. To optimize the phase noise of the phase detector circuit 100 and any circuits in which it is employed, equal amounts of charge must be added to and subtracted from the phase locked loop (PLL) for a given phase offset. Equalizing the charges is accomplished by adding in unequal delay circuits in the reset path of the phase detector.

The AND gate 118 has a first input coupled to the output 126 of the first flip flop 102 and a second input coupled to the output 136 of the second flip flop 104. The AND gate 118 further has an output 150. The

third delay circuit 114 is coupled to the output 150 of the AND gate 118. The third delay circuit 114 has an output 152 coupled to the first delay circuit 110 and to the reset input 134 of the second flip flop 104. The first delay circuit 110 has an output 154 coupled to the reset input 124 of the first flip flop 102.

5

10

15

20

25

30

35

40

The third delay circuit 114 is used to set the minimum pulse width of the down current provided by the second charge pump 108. The sum of the delays provided by the first delay circuit 110 and the third delay circuit 114 is used to set the minimum pulse width of the up current.

FIG. 2 is a timing diagram illustrating operation of the phase detector circuit of FIG. 1 used in conjunction with a phase locked loop (PLL). In FIG. 2, the second delay circuit 112 and the fourth delay circuit 116 are set to delays of 0 seconds and the PLL is not in lock. FIG. 2, FIG. 3 and FIG. 4 show the reference clock, designated  $F_R$ , the variable clock from the output of the PLL, designated  $F_V$ , the up current, designated  $F_V$ , and the down current, designated  $F_V$ . The horizontal axis shows time. In FIG. 2, with the loop out of lock, the up current is longer in duration than the down current.

In FIG. 3, the loop locks and the phase of the output signal is adjusted to obtain a zero net charge added to the loop. To accomplish this, with the second delay circuit 112 and the fourth delay circuit 116 set to 0 seconds duration, the down current pulse duration 302 is lengthened. Since the up current pulse and the down current pulse are not coincident in time, the noise floor of the loop will degrade. Accordingly, the second delay circuit 112 must be added to realign the up current and the down current. The effect of this is shown is FIG. 4.

In one application, the second delay circuit 112 must be designed to handle a minimum down current pulse width of 1 ns while delaying the pulse as much as 20 ns. To do this, each edge of the pulse is delayed by the same amount by using a reset flip flop through a current-capacitor or and resistor-capacitor delay. The edges of the pulse are recombined to form the total pulse. A circuit suitable for this purpose will be described below in conjunction with FIG. 10.

Referring again to FIG. 1, the fourth delay circuit 116 is added to balance the additional logic of the second delay circuit 112 which has been placed in the path of the down current. Other elements of the respective delays must be matched, as well.

10

15

20

25

30

35

40

The phase detector circuit 100 of FIG. 1 provides improved linearization and therefore improved performance over previous phase detectors. However, it is desirable to integrate such a circuit with other circuits in the form of a monolithic integrated circuit. In such an application, it is desirable to minimize the amount of circuitry used and thereby the required area on the surface of the integrated circuit. It is further desirable to minimize the total power consumption of the circuit. Accordingly, another design is preferable for such applications.

FIG. 5 is a block diagram of a phase detector circuit 500 in accordance with the present invention. The phase detector circuit 500 includes a first storage circuit, first flip flop 502, and a second storage circuit, second flip flop 504. The storage circuits are illustrated as D-type flip flops, but any suitable circuit configuration could be used, including other types of flip flops. The D-type flip flops illustrated provide the proper operation while reducing circuit area and power dissipation. Each storage circuit has a reset input and an output, labelled R and Q respectively in FIG. 5. The first flip flop 502 has a reset input 520 and an output 522. The second flip flop 504 has a reset input 524 an output 526. The storage circuits both also have clock inputs, labelled Clk in FIG. 5. The first flip flop 502 has a clock input 528 configured to receive a reference clock signal. The second flip flop 504 has a clock input 530 configured to receive a variable rate clock signal. The first flip flop 502 has a data input 532, labelled D in FIG. 5, tied to the positive power supply potential. Similarly, the second flip flop 504 has a data input 534 labelled D which is tied to the positive power supply potential. The D inputs of the flip flops could be tied to other suitable potentials or even time varying signals. The goal, however, is that a high logic level is presented to the Q outputs of the flip flops in response to a received clock signal. The Q outputs are subsequently reset to a low logic level by a RESET signal applied to the R reset inputs.

The phase detector circuit 500 further includes a first charge pump 506 coupled to the output 522 of the first storage circuit, first flip flop 502, to provide an up current in response to a first output signal from the first storage circuit. The up current is labelled  $I_{\rm UP}$  in FIG. 5. The first charge pump 506 provides the up current when the first output signal has a first value and does not provide the up current when the first output signal has a second value, so that the first output signal serves as an enable signal for the first charge pump 506. The phase detector circuit 500 further includes a

first delay circuit 512 coupled to the output 522 of the first storage circuit, first flip flop 502, for producing a delayed output signal in response to the output signal from the first storage circuit. The phase detector circuit 500 still further includes a second charge pump 508 coupled to the output 526 of the second storage circuit, second flip flop 504, to provide a down current in response to a second output signal from the second storage circuit. The down current is labelled  $I_{\rm DN}$  in FIG. 5. The second charge pump 508 provides the down current when the second output signal has a first value and does not provide the down current when the second output signal has a second value, so that the second output signal serves as an enable signal for the second charge pump 508. Both the first charge pump 506 and the second charge pump 508 are conventional.

The phase detector circuit 500 still further includes an AND gate 510 having a first input coupled to an output 540 of the first delay circuit 512 and a second input coupled to the output 526 of the second storage circuit, second flip flop 504, and an output 542. The AND gate 510 forms a circuit which combines the delayed output signal and the second output signal to produce a reset signal. Lastly, the phase detector circuit 500 includes a second delay circuit 514 having an input coupled to the output 542 of the AND gate and an output coupled to the reset inputs of the storage circuits, reset input 520 of the first flip flop 502 and reset input 524 of the second flip flop 504. The second delay circuit 514 delays the reset signal to produce a delayed reset signal which is applied to the R reset inputs of the flip flops at substantially the same time.

The phase detector circuit 500 provides an output signal at an output 536 related to the phase difference between the reference clock signal and the variable clock signal. In the illustrated embodiment, the output signal is a current having a predetermined magnitude and variable duration. If the phase of the variable clock signal at clock input 530 leads the phase of the reference clock signal at clock input 528, net charge is subtracted to the output 532. If the phase of the variable clock signal lags the phase of the reference clock signal, net charge is added from the output 532. The phase detector circuit 500 is thus well-suited to use in a circuit such as a phase locked loop (PLL), but will have other applications as well.

In operation, the flip flops are in the reset condition. The high logic level at the D data inputs of the flip flops is clocked to the Q outputs by a respective received clock pulse, the reference clock signal at the clock input

528 of the first flip flop 502 and the variable clock signal at the clock input 530 of the second flip flop 504. When the Q output goes to a high logic level, the high level serves as an enable signal to the respective charge pump. In response to a high level at output 522, first charge pump 506 begins adding charge to the loop. In response to a high level at output 526, second charge pump begins subtracting charge from the loop.

5

10

15

20

25

30

35

40

The reset circuit, including first delay circuit 512, second delay circuit 514 and AND gate 510, operates as follows. The second input to the AND gate 510 goes to a high logic level as soon as the signal at the output 526 of the second flip flop goes high. This signal is labelled  $R_{\rm DN}$  in FIG. 5. The signal from the output 522 of the first flip flop 502 is delayed in the first delay circuit 512 by a predetermined time duration, such as 20 ns. After this duration, the delayed output signal, labelled R<sub>UP</sub> in FIG. 5, is applied to the first input of the AND gate 510. When both inputs to the AND gate 510 go high, the output 542 goes high, providing the reset signal. However, the reset signal is delayed by the second delay circuit by a second predetermined time duration. After this duration, the delayed reset signal is substantially simultaneously applied to the reset input 520 of the first flip flop 502 and the reset input 524 of the second flip flop 504. Application of the delayed reset signal resets both flip flops to the reset condition in which the output 522 and the output 526 are at a logic low level. This disables the first charge pump 506 and the second charge pump 508.

FIG. 6 is a timing diagram illustrating operation of the phase detector circuit 500 of FIG. 5 operated in conjunction with a phase locked loop. As operated in FIG. 6, the predetermined delay of the first delay circuit 512 is set to 0 seconds, equivalent to bypassing the first delay circuit 512. In FIG. 6, the rising edges of the variable clock  $F_{\rm V}$  and the reference clock  $F_{\rm R}$  are coincident and output currents  $I_{\rm DN}$  and  $I_{\rm UP}$  turn on at the same time,  $t_1$ . With zero delay, the two flip flops (FIG. 5) are reset simultaneously and the two output currents turn off at the same time,  $t_2$ . The pulse width,  $t_2$ - $t_1$ , matches the duration of the second delay circuit 514 and is 1 ns in duration in the illustrated embodiment.

FIG. 7 is a timing diagram illustrating operation of the phase detector circuit 500 of FIG. 5 operated in conjunction with a phase locked loop. In FIG. 7, the duration of the first delay circuit 512 is set to a time duration greater than 0 seconds. Also, the rising edges of the variable clock  $F_{\rm V}$  and the reference clock  $F_{\rm R}$  are generally coincident at time  $t_{\rm I}$ , indicating

signals are in phase and the PLL is locked. Also at time  $t_1$ , the first charge pump 506 and the second charge pump 508 (FIG. 5) are enabled and begin supplying current to the loop and signal  $R_{\rm DN}$  goes high at the second input to the AND gate 510. After the duration of the first delay circuit 512, at time  $t_2$ , the signal  $R_{\rm DN}$  at the first input to the AND gate 510 goes high initiating the reset signal at the output 542 of the AND gate 510. After the duration of the second delay circuit 514, at time  $t_3$ , the delayed reset signal, labelled RESET in FIGS. 5 and 7, goes high, resetting the two flip flops. Upon reset, the signal at the output 522 of the first flip flop 502 goes low, turning off the first charge pump 506, and the signal  $R_{\rm DN}$  at the output 526 of the second flip flop 504 goes low, turning off the second charge pump 508. Thus, with the loop in lock and the first delay circuit 512 not bypassed, the phase detector circuit 500 generates substantially equal up current and down current pulses.

FIG. 8 is a timing diagram illustrating operation of the phase detector circuit 500 of FIG. 5 operated in conjunction with a phase locked loop. In FIG. 8, the variable clock signal  $F_v$  lags the reference clock signal  $F_R$ and net charge is added to the loop. At time  $t_1$ , the reference clock signal  $F_{\rm R}$ goes high at the clock input 528 to the first flip flop 502 (FIG. 5). The Q output 522 immediately goes high, the first charge pump 506 is enabled begins to provide the up current  $I_{UP}$  to the loop. Later, at time  $t_2$ , the out of phase variable clock signal F<sub>v</sub> arrives and the second charge pump 508 is enabled to provide the down current IDN. The second input of the AND gate 510, signal  $R_{DN}$ , immediately goes high but the first input of the AND gate 510, signal  $R_{UP}$ , remains low during the duration of the first delay circuit 512. R<sub>UP</sub> goes high at time t<sub>4</sub>, following the duration of the second delay circuit 514, the delayed reset signal, indicated by RESET in FIGS. 5 and 8, goes high and the two flip flops are reset. The two charge pumps are immediately disabled and the up current and the down current are discontinued.

FIG. 9 is a timing diagram illustrating operation of the phase detector circuit 500 of FIG. 5 operated in conjunction with a phase locked loop. In FIG. 9, the variable clock signal  $F_v$  leads the reference clock signal  $F_R$  and net charge is subtracted from. At time  $t_1$ , the variable clock signal  $F_v$  goes high, the second charge pump 508 is enabled and the reset signal  $R_{DN}$  at time  $t_2$ , the reference clock signal  $F_R$  goes high and the up current is

35

40

30

5

10

15

20

10

15

20

25

30

35

40

supplied to the loop. At time t<sub>3</sub>, after the duration of the first delay circuit 512, the reset signal R<sub>UP</sub> at the first input of the AND gate 510 goes high and the reset signal is asserted at the output 542 of the AND gate 510. At time t<sub>4</sub>, after the duration of the second delay circuit 514, the delayed reset signal RESET is applied to the reset input 520 of the first flip flop 502 and the reset input 524 of the second flip flop 504. With the flip flops reset, the charge pumps are disabled and the up current and the down current are both discontinued.

FIG. 10 shows a block diagram of a delay circuit 1000 which may be used in the phase detector circuit 100 of FIG. 1 or the phase detector circuit 500 of FIG. 5. The delay circuit 1000 includes a first flip flop 1002, a first delay element 1004, a second flip flop 1006, a second delay element 1008, an inverter 1010, an inverter 1012, an NOR gate 1014, a NAND gate 1016 and an inverter 1018. The first flip flop 1002 and the second flip flop 1006 are D-type flip flops in the illustrated embodiment, but other circuits and other types of flip flops could be used.

The first flip flop 1002 has a data input 1020 labelled D in FIG. 10, a clock input 1022, a reset input 1024 labelled R and an output 1026 labelled Q. The data input 1020 is tied to the positive reference potential so that it always receives a logic high input. The clock input 1022 is configured to receive a clock signal from the input 1030 to the delay circuit 1000. The output 1026 is coupled to the first delay element 1004. When used in conjunction with a phase detector circuit, the first flip flop 1002 forms a first clocked circuit which receives the output signal from a first storage circuit, such as first flip flop 502 (FIG. 5) and produces a first clocked signal in response.

Similarly, the second flip flop 1006 has a data input 1032 tied to the positive reference potential, a clock input 1034, a reset input 1036 and an output 1038. The clock input 1034 is configured to receive the clock signal from the input 1030 after inversion in the inverter 1018. Thus, the first flip flop 1002 and the second flip flop 1006 operate responsive to opposite phases of the clock signal at the input 1030. The output 1038 is coupled to the second delay element 1008.

The first delay element 1004 and the second delay element 1008 operate to delay the signal received from each respective flip flop by a predetermined amount. Each delay element may be fashioned from resistor-capacitor (R-C) a delay or a current-capacitor delay. In the

illustrated embodiment, the two delay elements are substantially identical and add approximately 20 ns of delay. When used in conjunction with a phase detector circuit such as phase detector circuit 500 of FIG. 5, the first delay element 1004 delays the first clocked signal from the first flip flop 1002 to produce a delayed first signal and the second delay element 1008 delays the second clocked signal from the second flip flop 1006 to produce a delayed second signal.

The output of the first delay element 1004 is provided to a first input of the NAND gate 1016 and to the inverter 1010. The inverter 1010 inverts the delayed output signal and provides it to the first input of the NOR gate 1014. The output of the second delay element 1008 is inverted in the inverter 1012 and provided to the second input of the NAND gate 1016 and the second input of the NOR gate 1014. The inverter 1010, the inverter 1012 and the NOR gate 1014 together form a first combining circuit 1048 which produces a reset signal on line 1040 in response to a delayed first signal from the first delay element 1004 and a delayed second signal from the second delay element 1008. The reset signal is provided to the reset input 1024 of the first flip flop 1002 and to the reset input 1036 of the second flip flop 1006. To prevent possible signal glitches when resetting the flip flops, two inverters, inverter 1050 and inverter 1052 are inserted in the path between the NOR gate 1014 and the reset input 1036 of the second flip flop 10006.

The NAND gate 1016 receives the delayed signal from the first delay element 1004 and the inverted, delayed signal from the second delay element 1008 and logically combines them to form an output signal at the output 1042 of the delay circuit 1000. The output signal is delayed relative to the input signal. For a received pulse, the rising edge of the pulse is delayed in the path including the first flip flop 1002, first delay element 1004 and NAND gate 1016. The falling edge of the pulse is delayed in the path including inverter 1018, the second flip flop 1006, the second delay element 1008 and the NAND gate 1016. Preferably, these two path delays are substantially identical so that the pulse is neither stretched nor shrunk. The NAND gate 1016 thus forms a second combining circuit which produces the delayed output signal in response to combination of the delayed first signal from the first delay element 1004 and the delayed second signal from the second delay element 1008.

10

15

20

FIG. 11 shows a phase locked loop (PLL) 1100 in which the phase detector circuit 500 of FIG. 5 may be used. The PLL 1100 includes the phase detector circuit 500, a low pass filter 1102, a voltage controlled oscillator (VCO) 1104 and a frequency divider 1106. The PLL 1100 receives a reference signal  $F_R$  having a predetermined frequency at an input 1110 and provides an output signal having a well-regulated frequency at an output 1112.

The phase detector circuit 500 receives the reference signal  $F_R$  from the input 1110 and a variable-frequency signal  $F_V$  from the frequency divider 1106. The phase detector circuit 500 detects a difference between the phase of the reference signal  $F_R$  and the phase of the variable-frequency signal  $F_V$ . The phase detector circuit 500 produces an output which is related to the phase difference and which is tailored to minimize the phase difference. The low pass filter 1102 filters this signal to reduce the bandwidth and provides the signal to the VCO 1104. In response to the filtered phase difference signal, the VCO 1104 adjusts the phase or frequency of the output signal. The output signal is fed back to the frequency divider 1106, which produces the variable-frequency signal for comparison in the phase detector circuit 500.

As can be seen from the foregoing, the present invention provides a phase detector circuit which balances the amount of charge provided to a phase locked loop near the in-phase condition. Charge pumps are reset using the same reset pulse, thereby guaranteeing coincidence of the current pulses supplied to the PLL. Power dissipation, circuit area and the need to precisely match delay elements have been eliminated producing a circuit which is less expensive to produce and operate.

While a particular embodiment of the present invention has been shown and described, modifications may be made. For example, combinatorial logic in the various drawing figures may be altered while maintaining substantially the same functionality. It is therefore intended in the appended claims to cover all such changes and modifications which fall within the true spirit and scope of the invention.

What is claimed is:

30

25

5 Claims

10

15

20

25

30

35

1. An improved phase detection apparatus for generating a difference signal for use in a phase locked loop, the phase detection apparatus having a first storage circuit and a second storage circuit each having a reset input and an output, the first storage circuit having a clock input configured to receive a reference clock signal and the second storage circuit having a clock input configured to receive a variable clock signal, wherein the improvement comprises:

- a first charge pump coupled to the output of the first storage circuit to provide an up current in response to a first output signal from the first storage circuit;
- a first delay circuit coupled to the output of the first storage circuit for producing a delayed output signal in response to the output signal from the first storage circuit;
- a second charge pump coupled to the output of the second storage circuit to provide a down current in response to a second output signal from the second storage circuit;
- a circuit which combines the delayed output signal and the second output signal to produce a reset signal; and
- a second delay circuit which delays the reset signal to produce a delayed reset signal, the second delay circuit being coupled to the reset input of the first storage circuit and the second storage circuit.
- 2. The phase detection apparatus of claim 1 wherein the first storage circuit and the second storage circuit each comprise D-type flip flop circuits having a data input coupled to a logic high level.
- 3. The phase detection apparatus of claim 1 wherein the delayed reset signal is provided to the reset input of the first storage circuit and the second storage circuit substantially simultaneously.
- 4. The phase detection apparatus of claim 1 wherein the first delay circuit comprises:

a first clocked circuit which receives the first output signal from the 5 first storage circuit and produces a first clocked signal in response; a first delay circuit which delays the first clocked signal to produce a delayed first signal; a second clocked circuit which receives the second output signal 10 from the second storage circuit and produces a second clocked signal in response; a second delay circuit which delays the second clocked signal to produce a delayed second signal; a first combining circuit which produces a reset signal in response to 15 the delayed first signal and the delayed second signal, the first clocked circuit and the second clocked circuit being reset to an initial condition in response to the reset signal; and a second combining circuit which produces the delayed output signal in response to combination of the delayed first signal 20 and the delayed second signal.

5. The phase detection apparatus of claim 4 wherein the first delay circuit further comprises a third delay circuit coupled between the first combining circuit and the second clocked circuit to delay reset of the second clocked circuit relative to reset of the first clocked circuit.

6. A method for detecting a phase difference and generating a phase difference signal, the method comprising the steps of: receiving a reference clock signal and a variable clock signal; generating a first output signal in response to the reference clock signal;

10

generating a second output signal in response to the variable clock signal;

generating a reset signal in response to the second output signal and a delayed first output signal;

- 1

resetting the first output signal and the second output signal in response to the reset signal; and

15

generating the phase difference signal in response to the first output signal and the second output signal.

20

7. The method of claim 6 wherein the method further comprises the step of delaying the first output signal to produce the delayed first output signal.

25

8. The method of claim 7 wherein delaying the first output signal comprises the steps of:

25

clocking a first signal using the first output signal;
producing a first delayed signal in response to the first signal;
clocking a second signal using the first output signal;
producing a second delayed signal in response to the second signal;
resetting the first signal and the second signal in response to
combination of the first delayed signal and the second delayed
signal; and

30

combining the first delayed signal and the second delayed signal to produce the delayed first output signal.

35

9. The method of claim 6 wherein the method further comprises the steps of generating an up current as the phase difference signal in response to the first output signal and generating a down current as the phase difference signal in response to the second output signal.

10. The method of claim 8 further comprising the step of delaying the reset signal by a predetermined delay time before resetting the first output signal and the second output signal.







**Application No:** Claims searched:

GB 9905736.6

ALL

Examiner: Date of search:

Mr.Sat Satkurunath

30 June 1999

Patents Act 1977 Search Report under Section 17

## Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK Cl (Ed.Q): H3R: RPDA, RFPD

Int Cl (Ed.6): H03D, H03L

Other:

## Documents considered to be relevant:

| Category | Identity of document and relevant passage |   | Relevant<br>to claims |
|----------|---|---|-----------------------|
| A        | US 5432826                                | RIEDER - see especially figure 1                | 1, 6                  |
| A        | US 4970475                                | GILLIG -see especially figure 1                 | 1, 6                  |
| X        | US 4378509                                | HATCHETT - see especially figure 3 and column 3 | 1-3, 6, 7             |
|          | _   |   |                       |

& Member of the same patent family

- A Document indicating technological background and/or state of the art.
- P Document published on or after the declared priority date but before the filing date of this invention.
- E Patent document published on or after, but with priority date earlier than, the filing date of this application.

X Document indicating lack of novelty or inventive step

Y Document indicating lack of inventive step if combined with one or more other documents of same category.