(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 15 November 2007 (15.11.2007)

PCT

(10) International Publication Number WO 2007/130976 A3

(51) International Patent Classification: *G11C 7/10* (2006.01) *G11C 16/32* (2006.01) *G11C 16/10* (2006.01)

(21) International Application Number:

PCT/US2007/067930

(22) International Filing Date: 1 May 2007 (01.05.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

11/381,995 5 May 2006 (05.05.2006) US 11/382,006 5 May 2006 (05.05.2006) US

(71) Applicant (for all designated States except US): SAN-DISK CORPORATION [US/US]; 601 McCarthy Blvd., Milpitas, California 95035 (US).

(72) Inventor; and


(75) Inventor/Applicant (for US only): LI, Yan [US/US]; 695 Kevenaire Drive, Milpitas, California 95035 (US). (74) Agents: PARSONS, Gerald, P. et al.; Parsons, Hsue & de Runtz LLP, 595 Market Street, Suite 1900, San Francisco, California 94105 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: NON-VOLATILE MEMORY WITH BACKGROUND DATA LATCH CACHING DURING PROGRAM OPERATIONS AND METHODS THEREFOR



(57) Abstract: Part of the latency from memory read or write operations is for data to be input to or output from the data latches of the memory via an I/O bus. Methods and circuitry are present for improving performance in non-volatile memory devices by allowing the memory to perform some of these data caching and transfer operations in the background while the memory core is busy with a write operation. In the exemplary embodiment, when the multiple phases of a write operation vary as to the number of states to track, a phase-dependent coding enables efficient utilization of the available data latches, thereby allowing a maximum of surplus latches for background cache operations.

LATCH OPERATION CONTEMPORANEOUS WITH CURRENT MULTI-PHASE MEMORY OPERATION

WO 2007/130976 A3



Published:

(88) Date of publication of the international search report:

10 April 2008

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

INTERNATIONAL SEARCH REPORT

International application No PCT/US2007/067930

A. CLASSIFICATION OF SUBJECT MATTER INV. G11C7/10 G11C1 G11C16/10 G11C16/32 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) G11C Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal C. DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Category* Relevant to claim No. P,L, US 2006/221704 A1 (LI YAN [US] ET AL) 1,15,19 5 October 2006 (2006-10-05) paragraph [0043] P,L, US 7 206 230 B2 (LI YAN [US] ET AL) 1,15,19 17 April 2007 (2007-04-17) paragraphs [0043], [0044] EP 1 473 737 A (MATSUSHITA ELECTRIC IND CO χ 1,15,19 LTD [JP]) 3 November 2004 (2004-11-03) Υ paragraphs [0044], [0045] 2-14.16-18, 20 - 35Further documents are listed in the continuation of Box C. See patent family annex. Special categories of cited documents: *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance invention "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention filing date cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document referring to an oral disclosure, use, exhibition or document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. document published prior to the international filing date but later than the priority date claimed *&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 12 February 2008 20/02/2008 Name and mailing address of the ISA/ Authorized officer European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016 Ramcke, Ties

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2007/067930

	tion). DOCUMENTS CONSIDERED TO BE RELEVANT			
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
X Y	EP 1 209 568 A (HITACHI LTD [JP]; HITACHI ULSI SYS CO LTD [JP]) 29 May 2002 (2002-05-29) paragraph [0074]	1,15,19 2-14, 16-18, 20-35		
Y	US 6 856 568 B1 (WONG SAU CHING [US]) 15 February 2005 (2005-02-15) paragraph [0014]	20-35 1,15,19 2-14, 16-18, 20-35		

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/US2007/067930

					,	
Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 2006221704	A1	05-10-2006	EP US US US US US US US US	1864289 2006221696 2006233026 2006233010 2006233021 2007002626 2006233023 2006233022 2007109867 2006107654	A1 A1 A1 A1 A1 A1 A1	12-12-2007 05-10-2006 19-10-2006 19-10-2006 19-10-2007 19-10-2006 19-10-2006 17-05-2007 12-10-2006
US 7206230	В2	17-04-2007	EP US US US US US US US US	1864289 2006221704 2006221696 2006233026 2006233021 2007002626 2006233023 2006233022 2007109867 2006107654	A1 A1 A1 A1 A1 A1 A1	12-12-2007 05-10-2006 05-10-2006 19-10-2006 19-10-2006 19-10-2006 04-01-2007 19-10-2006 19-10-2006 17-05-2007 12-10-2006
EP 1473737	Α	03-11-2004	CA CN WO JP TW US	2474739 1498409 03067605 2003233993 271622 2004246779	A A1 A B	14-08-2003 19-05-2004 14-08-2003 22-08-2003 21-01-2007 09-12-2004
EP 1209568	A	29-05-2002	WO TW US	0050997 502441 6725322	В	31-08-2000 11-09-2002 20-04-2004
US 6856568	В1	15-02-2005	NONE			