

USO10956814B2

(12) United States Patent (10) Patent No.: US 10,956,814 B2
Tran et al. (45) Date of Patent: Mar. 23, 2021

(54) CONFIGURABLE ANALOG NEURAL MEMORY SYSTEM FOR DEEP LEARNING NEURAL NETWORK

- (71) Applicant: Silicon Storage Technology, Inc., San (56) References Cited
Jose, CA (US) 77.6 DETENT DOGER
- (72) Inventors: Hieu Van Tran, San Jose, CA (US); Vipin Tiwari, Dublin, CA (US); Mark Reiten, Alamo, CA (US); Nhan Do, Saratoga, CA (US)
- (73) Assignee: SILICON STORAGE TECHNOLOGY, INC., San Jose, CA (US)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 **CALCATIONS**
U.S.C. 154(b) by 104 days.
- (21) Appl. No.: 16/182,237
-

Related U.S. Application Data

- (60) Provisional application No. $62/723,360$, filed on Aug. $27, 2018$.
-

(52) U.S. Cl.

CPC **G06N** 3/0635 (2013.01); **G06F** 3/0688 (2013.01); G06F 17/16 (2013.01); G06N 3/08 (2013.01)

(45) Date of Patent:

(58) Field of Classification Search None See application file for complete search history.

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

TW 201826115 A 7/2018

Guo, "Mixed Signal Neurocomputing Based on Floating-gate Memories," retrieved from the Internet: url:https://www.alexandria.ucsb. (22) Filed: Nov. 6, 2018 . edu/lib/ark:/48007/f3jhmb0, Jan. 1, 2017, pp. 1-106. (22) Filed: Nov. 6, 2018

(65) **Prior Publication Data** Primary Examiner — Michael D. Yaary US 2020/0065660 A1 Feb. 27, 2020 (74) *Attorney, Agent, or Firm* — DLA Piper LLP US

(57) ABSTRACT

Numerous embodiments are disclosed for a configurable hardware system for use in an analog neural memory system for a deep learning neural network . The components within the configurable hardware system that are configurable can include vector-by-matrix multiplication arrays, summer circuits, activation circuits, inputs, reference devices, neurons, and testing circuits. These devices can be configured to provide various layers or vector-by-matrix multiplication arrays of various sizes, such that the same hardware can be used in analog neural memory systems with different requirements .

67 Claims, 37 Drawing Sheets

(56) References Cited

U.S. PATENT DOCUMENTS

OTHER PUBLICATIONS

Li, et al., "Long short-term memory networks in memristor crossbars," 201 Olin Library Cornell University Itaca, NY 14853, May

30, 2018, pp. 1-20.
Kucic, "Analog Computing Arrays," retrieve from the Internet: uri: nup://ndi.handle.net/1833/4878, Mar. 1, 2005, p. 76.

* cited by examiner

FIGURE 4(PRIOR ART)

U.S. Patent

LSTM 1400

FIGURE 14(PRIOR ART)

U.S. Patent

U.S. Patent

GRU 1800

FIGURE 18 (PRIOR ART)

U.S. Patent

Summer Block

2600

FIGURE 26

Controller or
Control Logic
2250

3100

FIGURE 31
Controller or
Control Logic 2250

Reference System
3200

FIGURE 35

Sheet 37 of 37

5

titled, "Configurable Analog Neural Memory System for
Deep Learning Neural Network," which is incorporated by ¹⁰
reference herein.
THE DULTERN TO THE DULTERN TO THE DULTERN.

hardware system for use in an analog neural memory system
for a deep learning neural network.
for a deep learning neural network.

that can depend on a large number of inputs and are What is needed is a configurable architecture for an

circles represent the inputs or layers of neurons. The con-
nections (called synapses) are represented by arrows, and 30
have numeric weights that can be tuned based on experience. SUMMARY OF THE INVENTION have numeric weights that can be tuned based on experience.
This makes neural networks adaptive to inputs and capable of learning. Typically, neural networks include a layer of
multiple inputs. There are typically one or more intermediate
lardware system for use in an analog neural memory system
layers of neurons, and an output layer of n

Indeed, practical neural networks rely on a very large used in analog neural memory systems with different number of synapses, enabling high connectivity between requirements.

neurons, i.e. a very high computational paral principle, such complexity can be achieved with digital 45 supercomputers or specialized graphics processing unit clus ters. However, in addition to high cost, these approaches also FIG. 1 is a diagram that illustrates a prior art artificial suffer from mediocre energy efficiency as compared to neural network. biological networks, which consume much less energy pri-
marily because they perform low-precision analog compu- 50 2-gate non-volatile memory cell. tation. CMOS analog circuits have been used for artificial FIG 3 is a cross-sectional side view of a conventional neural networks, but most CMOS-implemented synapses 4-gate non-volatile memory cell. have been too bulky given the high number of neurons and FIG. 4 is a side cross-sectional side view of conventional synapses.
3-gate non-volatile memory cell.

arrays as the synapses in U.S. patent application Ser. No. FIG. 6 is a diagram illustrating the different levels of an 15/594,439, which is incorporated by reference. The non-
exemplary artificial neural network utilizing 15/594,439, which is incorporated by reference. The non-
volatile memory artificial neural network utilizing a non-volatile
volatile memory array. memory. The neural network device includes a first plurality 60 FIG. 7 is a block diagram illustrating a vector multiplier
of synapses configured to receive a first plurality of inputs matrix.
and to generate therefrom a f plurality of outputs. The first plurality of synapses includes FIG. 9 depicts another embodiment of a vector multiplier a plurality of memory cells, wherein each of the memory 65 matrix. cells includes spaced apart source and drain regions formed FIG. 10 depicts another embodiment of a vector multi-
in a semiconductor substrate with a channel region extend-
plier matrix. in a semiconductor substrate with a channel region extend-

 1 2

**CONFIGURABLE ANALOG NEURAL ing there between, a floating gate disposed over and insu-
MEMORY SYSTEM FOR DEEP LEARNING** lated from a first portion of the channel region and a **SYSTEM FOR DEEP LEARNING** lated from a first portion of the channel region and a
NEURAL NETWORK on-floating gate disposed over and insulated from a second non-floating gate disposed over and insulated from a second portion of the channel region . Each of the plurality of PRIORITY CLAIM ⁵ memory cells is configured to store a weight value corresponding to a number of electrons on the floating gate. The This application claims priority to U.S. Provisional Patent plurality of memory cells is configured to multiply the first Application No. 62/723,360, filed on Aug. 27, 2018, and plurality of inputs by the stored weight val

FIELD OF THE INVENTION
number of electrons, in the floating gate. For example, each
number of electrons, in the floating gate. For example, each
number of electrons , in the floating gate . For example, each
Number of elec Numerous embodiments are disclosed for a configurable 15 floating gate must hold one of N different values, where N
is the number of different weights that can be indicated by

One challenge of implementing analog neuro memory BACKGROUND OF THE INVENTION systems is that various layers containing arrays of different sizes are required. Arrays of different sizes have different needs for supporting circuitry outside of the array. Providing Artificial neural networks mimic biological neural net-
works (the central nervous systems of animals, in particular customized hardware for each system can become costly and
the brain) and are used to estimate or approxim

generally unknown. Artificial neural networks generally 25 analog neuro memory system that can provide various layers
include layers of interconnected "neurons" which exchange of vector-by-matrix multiplication arrays of v

each level individually or collectively make a decision based include vector-by-matrix multiplication arrays, summer cir-
cuits, activation circuits, inputs, reference devices, neurons, One of the major challenges in the development of and testing circuits. These devices can be configured to artificial neural networks for high-performance information 40 provide various layers or vector-by-matrix multiplic

Applicant previously disclosed an artificial (analog) neu- 55 FIG. 5 is a cross-sectional side view of another conven-
ral network that utilizes one or more non-volatile memory tional 2-gate non-volatile memory cell.

10

15

40

FIG. 11 depicts another embodiment of a vector multiplier is incorporated herein by reference, discloses an array of matrix.

FIG. 23 depicts another configurable flash analog neuro Memory cell 210 is programmed (where electrons are memory system.

configurable flash analog neuro memory systems of FIG. 22 Memory cell 210 is read by placing positive read voltages or 23.

FIG. 28 depicts an activation function circuit for use in the or 23 .

or 23 .

FIG. 32 depicts a reference array system for use in the Table No. 1 depicts typical voltage ranges that can be configurable flash analog neuro memory systems of FIG. 22 applied to the terminals of memory cell 110 for perfo or 23 .

FIG. 33 depicts decoding circuitry for use in the config- 50 urable flash analog neuro memory systems of FIG. 22 or 23.

urable flash analog neuro memory systems of FIG. 22 or 23.

FIG. 34 depicts decoding circuitry for use in the config-

urable flash analog neuro memory systems of FIG. 22 or 23

FIG. 35 depicts an adaptable output neuron c

FIG. 36 depicts sample and hold circuits.
FIG. 37 depicts an array architecture that is suitable for memory cells operating in the linear region.

DETAILED DESCRIPTION OF THE INVENTION

example, U.S. Pat. No. 5,029,130 ("the '130 patent"), which 20, and an erase gate 30 over the source region 14. This

 $3 \hspace{2.5cm} 4$

atrix.

FIG. 12 depicts another embodiment of a vector multi-

flash memory cells, and is incorporated herein by reference plier matrix. for all purposes. Such a memory cell 210 is shown in FIG.
FIG. 13 depicts another embodiment of a vector multi- 5 2. Each memory cell 210 includes source region 14 and
plier matrix.
FIG. 14 depicts a prior ar FIG. 14 depicts a prior art long short term memory a channel region 18 there between. A floating gate 20 is system. stem.
FIG. 15 depicts an exemplary cell in a prior art long short ivity of a first portion of the channel region 18, and over FIG. 15 depicts an exemplary cell in a prior art long short tivity of) a first portion of the channel region 18, and over term memory system. the memory system.
The source region 14. A word line terminal 22 FIG. 16 depicts an implementation of the exemplary cell (which is typically coupled to a word line) has a first portion in a long short term memory system of FIG. 15. that is disposed over and insulated from (and controls the FIG. 17 depicts another implementation of the exemplary conductivity of) a second portion of the channel region 18, cell in a long short term memory system of FIG. 15. and a second portion that extends up and over the floating
FIG. 18 depicts a prior art gated recurrent unit system. ¹⁵ gate 20. The floating gate 20 and word line termi FIG. 19 depicts an exemplary cell in a prior art gated insulated from the substrate 12 by a gate oxide. Bitline 24 is coupled to drain region 16.

FIG. 20 depicts an implementation of the exemplary cell $\frac{1}{210}$ is erased (where electrons are removed in the gated recurrent unit system of FIG. 19. the gated recurrent unit system of FIG. 19. from the floating gate) by placing a high positive voltage on FIG. 21 depicts another embodiment of the exemplary 20 the word line terminal 22, which causes electrons on the cell in the gated recurrent unit system of FIG. 19.
FIG. 22 depicts a configurable flash analog neuro memory from the floating gate 20 to the word line terminal 22 via FIG. 22 depicts a configurable flash analog neuro memory from the floating gate 20 to the word line terminal 22 via system.

emory system.

FIG. 24 depicts a vector-by-matrix multiplication (VMM) \qquad the word line terminal 22, and a positive voltage on the FIG. 24 depicts a vector-by-matrix multiplication (VMM) the word line terminal 22, and a positive voltage on the sub-system within the configurable flash analog neuro source region 14. Electron current will flow from the s sub-system within the configurable flash analog neuro source region 14. Electron current will flow from the source memory systems of FIG. 22 or 23. emory systems of FIG. 22 or 23.
FIG. 25 depicts a configurable VMM array within the accelerate and become heated when they reach the gap FIG. 25 depicts a configurable VMM array within the accelerate and become heated when they reach the gap VMM sub-system of FIG. 24. FIG. 26 depicts a configurable summer block within the Some of the heated electrons will be injected through the VMM sub-system of FIG. 24. MM sub-system of FIG. 24.

FIG. 27 depicts an adaptable neuron for use in the electrostatic force from the floating gate 20.

on the drain region 16 and word line terminal 22 (which turns on the portion of the channel region 18 under the word configurable flash analog neuro memory systems of FIG. 22 line terminal). If the floating gate 20 is positively charged (*i.e.* erased of electrons), then the portion of the channel FIG. 29 depicts an operation amplifier for use in the region 18 under the floating gate 20 is turned on as well, and adaptable neuron of FIG. 27. aptable neuron of FIG. 27.

FIG. 30 depicts various blocks used in conjunction with sensed as the erased or "1" state. If the floating gate 20 is FIG. 30 depicts various blocks used in conjunction with sensed as the erased or "1" state. If the floating gate 20 is vector-by-matrix multiplication arrays for use in the config-
negatively charged (i.e. programmed with e vector-by-matrix multiplication arrays for use in the config-
urable flash analog neuro memory systems of FIG. 22 or 23. the portion of the channel region under the floating gate 20 able flash analog neuro memory systems of FIG. 22 or 23. the portion of the channel region under the floating gate 20 FIG. 31 depicts a program and sense block for use in the is mostly or entirely turned off, and current w configurable flash analog neuro memory systems of FIG. 22 45 there will be little flow) across the channel region 18, which or 23.

applied to the terminals of memory cell 110 for performing read, erase, and program operations:

		Operation of Flash Memory Cell 210 of FIG. 3		
55		WL.	ВL	SL
	Read	$2-3$ V	$0.6 - 2$ V	0 V
	Erase Program	\sim 11-13 V $1-2$ V	0 _V $1-3$ μ A	0 V $9-10V$

Other split gate memory cell configurations, which are other types of flash memory cells, are known. For example, The artificial neural networks of the present invention FIG. 3 depicts a four-gate memory cell 310 comprising
utilize a combination of CMOS technology and non-volatile source region 14, drain region 16, floating gate 20 ov emory arrays.

Mon-Volatile Memory Cells

Mon-Volatile Memory Cells

Mon-Volatile Memory Cells

So coupled to a word line, WL) over a second portion of the Non-Volatile Memory Cells 65 coupled to a word line, WL) over a second portion of the Digital non-volatile memories are well known. For channel region 18, a control gate 28 over the floating gate 60

electrons from the channel region 18 injecting themselves adversely affecting the memory state of other memory cells
onto the floating gate 20 Frasing is performed by electrons in the array, as further explained below. Sec onto the floating gate 20. Erasing is performed by electrons in the array, as further explained below. Second, continuous tunneling from the floating gate 20 to the erase gate 30. (analog) programming of the memory cells i

	Operation of Flash Memory Cell 310 of FIG. 3							
	WL/SG	-RL	CG	EG	SL.			
Read Erase Program	$1.0 - 2$ V -0.5 V/0 V 1 V	$0.6 - 2$ V 0 V $1 \mu A$	$0-2.6$ V $0 V/-8 V$ 8-11 V	$0-2.6$ V $8-12$ V 45-9 V	0 V 0 V 45-5 V			

another type of flash memory cell. Memory cell 410 is adjustments to the synapsis weights of the neural network.

identical to the memory cell 310 of FIG. 3 except that Neural Networks Employing Non-Volatile Memory Cell

m memory cell 410 does not have a separate control gate. The 25 Arrays
erase operation (whereby erasing occurs through use of the FIG. 6 conceptually illustrates a non-limiting example of erase operation (whereby erasing occurs through use of the erase gate) and read operation are similar to that of the FIG. erase gate) and read operation are similar to that of the FIG. a neural network utilizing a non-volatile memory array of 3 except there is no control gate bias applied. The program-
the present embodiments. This example us ming operation also is done without the control gate bias, iie memory array neural network for a facial recognition
and as a result, a higher voltage must be applied on the 30 application, but any other appropriate applica source line during a program operation to compensate for a implemented using a non-volatile memory array based neu-

ral network.

	Operation of Flash Memory Cell 410 of FIG. 4							
	WL/SG BL. SL. EG							
Read	$0.7 - 2.2$ V	$0.6 - 2$ V	$0-2.6$ V	0 V				
Erase	-0.5 V/0 V	0V	11.5 V	0V				
Program	1 V	$2-3$ μ A	4.5 V	7-9 V				

similar to memory cell 210 of FIG. 2, except that floating The 3×3 filter is then shifted one pixel to the right within gate 20 extends over the entire channel region 18, and input layer S0 (i.e. adding the column of t gate 20 extends over the entire channel region 18, and input layer S0 (i.e., adding the column of three pixels on the control gate 22 (which here will be coupled to a word line) 50 right, and dropping the column of thre extends over floating gate 20, separated by an insulating whereby the 9 pixel values in this newly positioned filter are layer (not shown). The erase, programming, and read opera-
provided to the synapses CB1, where they a

	Operation of Flash Memory Cell 510 of FIG. 5				
	CG	BL.	SL.	Substrate	
Read Erase Program	$2-5$ V -8 to -10 V/0 V $8-12$ V	$0.6 - 2$ V FLT. $3-5$ V	0 V FLT 0 V	0 V 8-10 V/15-20 V 0 V	

configuration is described in U.S. Pat. No. 6,747,310, which In order to utilize the memory arrays comprising one of is incorporated herein by reference for all purposes). Here, the types of non-volatile memory cells descr is incorporated herein by reference for all purposes). Here, the types of non-volatile memory cells described above in an all gates are non-floating gates except floating gate 20, artificial neural network, two modificatio meaning that they are electrically connected or connectable the lines are configured so that each memory cell can be
to a voltage source. Programming is performed by heated 5 individually programmed, erased, and read witho to a voltage source. Programming is performed by heated $\frac{1}{5}$ individually programmed, erased, and read without electrons from the channel region 18 injecting themselves adversely affecting the memory state of other m

Table No. 2 depicts typical voltage ranges that can be
applied to the terminals of memory cell 310 for performing ¹⁰ gate) of each memory cell in the array can be continuously
read, erase, and program operations:
teed, e TABLE No. 2 memory cells. In another embodiment, the memory state (i.e. , charge on the floating gate) of each memory cell in the state to a fully erased state, and vice-versa, independently
and with minimal disturbance of other memory cells. This means the cell storage is analog or at the very least can store
one of many discrete values (such as 16 or 64 different FIG. 4 depicts a three-gate memory cell 410, which is
FIG. 4 depicts a three-gate memory cell 410, which is memory array ideal for storing and making fine tuning

Table No. 3 depicts typical voltage ranges that can be S0 is the input layer, which for this example is a 32×32 applied to the terminals of memory cell 410 for performing pixel RGB image with 5 bit precision (i.e. thr read, erase, and program operations:

35 arrays, one for each color R, G and B, each pixel being 5 bit

35 arrays, one for each color R, G and B, each pixel being 5 bit

35 arrays, one for each color R, G and B, each pixel layer C1 apply different sets of weights in some instances and shared weights in other instances, and scan the input image with 3×3 pixel overlapping filters (kernel), shifting 40 the filter by 1 pixel (or more than 1 pixel as dictated by the model). Specifically, values for 9 pixels in a 3×3 portion of the image (i.e., referred to as a filter or kernel) are provided
to the synapses CB1, where these 9 input values are multiplied by the appropriate weights and, after summing the outputs of that multiplication, a single output value is FIG. 5 depicts stacked gate memory cell 510, which is determined and provided by a first synapse of CB1 for another type of flash memory cell. Memory cell 510 is generating a pixel of one of the lavers of feature map C1. and Figure and Secret the Synapses CB1, where they are multiplied by
tions operate in a similar manner to that described previ-
ously for memory cell 210.
Table No. 4 depicts typical voltage ranges that can be stimulated b ferent sets of weights to generate a different feature map of TABLE No. 4 C1, until all the features maps of layer C1 have been determined by the associated synapse. This process is continued until the 3×3 filter scans across the entire 32×32 pixel

In layer C1, in the present example, there are 16 feature maps, with 30×30 pixels each. Each pixel is a new feature pixel extracted from multiplying the inputs and kernel, and therefore each feature map is a two dimensional array, and 65 thus in this example layer C1 constitutes 16 layers of two dimensional arrays (keeping in mind that the layers and arrays referenced herein are logical relationships, not nec-

essarily physical relationships—i.e., the arrays are not nec-
essarily oriented in physical two dimensional arrays). Each
supplied to a differential summer (such as a summing of the 16 feature maps in layer C1 is generated by one of op-amp or a summing current mirror) 38, which sums up the sixteen different sets of synamse weights applied to the filter outputs of the non-volatile memory cell ar sixteen different sets of synapse weights applied to the filter outputs of the non-volatile memory cell array 33 to create a
scans. The C1 feature maps could all be directed to different 5 single value for that convolution scans. The C1 feature maps could all be directed to different ⁵ single value for that convolution. The differential summer 38
aspects of the same image feature, such as boundary iden-
is arranged to perform summation of aspects of the same image feature, such as boundary iden-
tification $\frac{1}{2}$ is arranged to perform summation of positive weight. tification. For example, the first map (generated using a first negative weight.
Weight set shared for all scans used to generate this first The summed up output values of differential summer 38 weight set, shared for all scans used to generate this first The summed up output values of differential summer 38
mon) could identify circular close, the second man (conor map) could identify circular edges, the second map (generated map in activation function circuit 39, which are then supplied to an activation function circuit 39 may are the second weight set different from the first weig and using a second weight set directified
set) could identify rectangular edges, or the aspect ratio of
certain features, and so on.
absorpt of a feature man as the next level (a a C1 in EIC

An activation function P1 (pooling) is applied before $\frac{1}{2}$ 6), and are then applied to the next synapse to produce the going from layer C1 to layer S1, which pools values from $\frac{1}{2}$ next feature map layer or fina the nearby location (or a max function can also be used), to
reior layer of neurons or from an input layer such as an
reduce the dependence of the edge location for example and
to reduce the data size before going to the layer S1, there are 16 15×15 feature maps (i.e., sixteen
different arrays of 15×15 pixels each). The synapses CB2
and optionally BLx and SLx) can be analog level, binary
going from layer S1 to layer C2 scan maps in S1 with filters, with a filter shift of 1 pixel. At layer C2, there are 22 convert digital bits to appropriate input analog level) and the 12×12 feature maps. An activation function P2 (pooling) is 25 output can be analog lev applied before going from layer C2 to layer S2, which pools which case an output ADC is provided to convert output values from consecutive non-overlapping 2×2 regions in analog level into digital bits).
each feature m An activation function (pooling) is applied at the synapses layers of VMM arrays 32, here labeled as VMM arrays 32a, CB3 going from layer S2 to layer C3, where every neuron 30 32b, 32c, 32d, and 32e. As shown in FIG. 8, th neurons. The synapses CB4 going from layer C3 to the output layer S3 fully connects C3 to S3, i.e. every neuron in output layer S3 fully connects C3 to S3, i.e. every neuron in current. The input D/A conversion for the first layer could be layer C3 is connected to every neuron in layer S3. The 35 done by using a function or a LUT (look output at S3 includes 10 neurons, where the highest output the inputs Inputs to appropriate analog levels for the matrix
neuron determines the class. This output could, for example, multiplier of input VMM array 32a. The i neuron determines the class. This output could, for example, multiplier of input VMM array $32a$. The input conversion be indicative of an identification or classification of the could also be done by an analog to analog be indicative of an identification or classification of the could also be done by an analog to analog (A/A) converter contents of the original image.

Each layer of synapses is implemented using an array, or 40 to the input VMM array 32*a*.
a portion of an array, of non-volatile memory cells. The output generated by input VMM array 32*a* is pro-
FIG. 7 is a block diagram

that purpose. Vector-by-matrix multiplication (VMM) array $32b$, which in turn generates an output that is provided as an 32 includes non-volatile memory cells and is utilized as the input to the next VMM array (hidden synapses (such as CB1, CB2, CB3, and CB4 in FIG. 6) 45 The various layers of VMM array 32 function as different between one layer and the next layer. Specifically, VMM layers of synapses and neurons of a convolutional neur between one layer and the next layer. Specifically, VMM layers of synapses and neurons of a convolutional neural array 32 includes an array of non-volatile memory cells 33. network (CNN). Each VMM array 32a, 32b, 32c, 32d, array 32 includes an array of non-volatile memory cells 33, network (CNN). Each VMM array 32a, 32b, 32c, 32d, and erase gate and word line gate decoder 34, control gate 32e can be a stand-alone, physical non-volatile memo decoder 35, bit line decoder 36 and source line decoder 37, array, or multiple VMM arrays could utilize different por-
which decode the respective inputs for the non-volatile 50 tions of the same physical non-volatile memo memory cell array 33. Input to VMM array 32 can be from multiple VMM arrays could utilize overlapping portions of the erase gate and wordline gate decoder 34 or from the the same physical non-volatile memory array. The exa control gate decoder 35. Source line decoder 37 in this shown in FIG. 8 contains five layers $(32a,32b,32c,32d,32e)$:
example also decodes the output of the non-volatile memory one input layer $(32a)$, two hidden layers example also decodes the output of the non-volatile memory one input layer (32a), two hidden layers (32b, 32c), and two cell array 33. Alternatively, bit line decoder 36 can decode 55 fully connected layers (32d, 32e). On

First, it stores the weights that will be used by the VMM and more than two fully connected layers.

array 32. Second, the non-volatile memory cell array 33 Vector-By-Matrix Multiplication (VMM) Arrays

effectively multipl non-volatile memory cell array 33 and adds them up per output line (source line or bit line) to produce the output, output line (source line or bit line) to produce the output, utilized as the synapses and parts of neurons between an which will be the input to the next layer or input to the final input layer and the next layer. VMM arra layer. By performing the multiplication and addition func-
tion, the non-volatile memory cell array 33 negates the need 65 ence array 902 (at the top of the array) of non-volatile tion, the non-volatile memory cell array 33 negates the need 65 for separate multiplication and addition logic circuits and is also power efficient due to its in-situ memory computation.

certain reading as the next layer (e.g. C1 in FIG.
An activation function P1 (pooling) is applied before ϵ and are then explied to the next superse to produce the

digital-to-analog converter 31 , and provided to input VMM array $32a$. The converted analog inputs could be voltage or

the output of the non-volatile memory cell array 33. The art will appreciate that this is merely exemplary and that a
Non-volatile memory cell array 33 serves two purposes. system instead could comprise more than two hidde

reference memory cells. Alternatively, another reference array can be placed at the bottom.

In VMM array 900, control gate lines, such as control gate that application. a sourceline or a bitline can be used as the line 903, run in a vertical direction (hence reference array neuron output) (current summation outpu lacktriangleright 902 in the row direction is orthogonal to control gate line array $\frac{1000}{1000}$, which is a vertical output output in the row direction is orthogonal to control gate line 904, run particularly suited fo in a horizontal direction. Here, the inputs to VMM array $900 - 5$ and is utilized as the synapses between an input layer and the are provided on the control gate lines (CG0, CG1, CG2, next layer. VMM array 1000 comprise are provided on the control gate lines (CG0, CG1, CG2, next layer. VMM array 1000 comprises a memory array CG3), and the output of VMM array 900 emerges on the 1003 of non-volatile memory cells, reference array 1001 of sou source lines (SL0, SL1). In one embodiment, only even rows first non-volatile reference memory cells, and reference are used, and in another embodiment, only odd rows are array 1002 of second non-volatile reference memory used. The current placed on each source line (SL0, SL1, 10 Reference arrays 1001 and 1002, arranged in the column
respectively) performs a summing function of all the cur-
respectively performs a summing function of all th rents from the memory cells connected to that particular source line.

memory cells of VMM array 900, i.e. the flash memory of 15 nected through multiplexors 1014 with current inputs flow-
VMM array 900, are preferably configured to operate in a inglinto them. The reference cells are tuned VMM array 900, are preferably configured to operate in a sub-threshold region.

The non-volatile reference memory cells and the non-
volatile memory cells described herein are biased in weak
 $\frac{\text{slow}}{\text{MeV}}$

 $Ids = Io * e^{(Vg - Vth)/kVt} = w * Io * e^{(Vg)kVt}$

 $9 \hspace{1.5cm} 10$

inputs WL0, WL1, WL2, and WL3. In effect, the first and second non-volatile reference memory cells are diode-con-As described herein for neural networks, the non-volatile second non-volatile reference memory cells are diode-con-
emory cells of VMM array 900 i.e. the flash memory of $\frac{15}{2}$ nected through multiplexors 1014 with cu grammed) to target reference levels. The target reference levels are provided by a reference mini-array matrix (not

 $\begin{array}{ll}\n & \text{if } \text{Ids} = I_0 * e^{(i \cdot \frac{1}{2} \cdot$ volatile memory cells described herein are biased in weak memory array 1003 serves two purposes. First, it stores inversion: a reference memory cell or a peripheral memory cell) or a ²⁵ voltages to supply to wordlines WL0, WL1, WL2, and WL3)
transistor to convert input current into an input voltage:
 $v_g = k^* V t^* \log [Ids/wp^*Io]$
Here, wp is w of a For a memory array used as a vector matrix multiplier $_{30}$ performing the multiplication and addition function,
VMM array, the output current is:
the state of the state and the state multiplication and addition logic ci Iout=wa*Io*e^{(Vg)/kVt}, namely

Here, the voltage inputs are provided on the word lines

Iout=wa*Io*e^{(Vg)/kVt}, namely

Here, the voltage inputs are provided on the word lines

WLO, WL1, WL2, and WL3, and the output emer W_0, W_1, W_2, W_2, W_3 and the output emerges on the Iout = (wa/wp)*In=W*In W_0, W_1, W_2, W_3 and WL3, and the output emerges on the Islamic metal on W_0, W_1, W_2, W_3 and W_1, W_2, W_3 and W_1, W_2, W_3 and W_1, W_2, W_3 $W = e^{(Vthp-Vtha)kVt}$ operation. The current placed on each of the bit lines
BL0-BLN performs a summing function of the currents

Here, wa=w of each memory cell in the memory array.
A wordline or control gate can be used as the input for the memory and non-volatile memory cells connected to that par-
memory cell for the input voltage.
Table No. 5 de lected cells. The rows indicate the operations of read, erase, $W\alpha(Vgs-Vth)$ and program.

TABLE No. 5

	Operation of VMM Array 1000 of FIG. 10:								
	WL. WL-unsel BL			BL-unsel	SL	SL-unsel			
Read Erase Program	$1-3.5$ V \sim 5-13 V $1-2$ V	0 V -0.5 V/0 V 0.1-3 uA	-0.5 V/0 V 0.6-2 V (Ineuron) 0 V	0.6 V-2 V/0 V 0V Vinh \sim 2.5 V	$\overline{0}$ V 0V 4-10 V	0 V 0V $0-1$ V/FLT			

55

A wordline or control gate or bitline or sourceline can be FIG. 11 depicts neuron VMM array 1100, which is used as the input for the memory cell operated in the linear particularly suited for memory cells 210 as shown in F

described in U.S. patent application Ser. No. 15/826,345, lines run in the vertical direction. Here, the inputs are which is incorporated by reference herein. As described in provided on the word lines (WLA0, WLB0, WLA1, W

region for the input voltage.
For an I-to-V linear converter, a memory cell (such as a , an input layer and the next layer. VMM array 1100 com-For an I-to-V linear converter, a memory cell (such as a an input layer and the next layer. VMM array 1100 com-
reference memory cell or a peripheral memory cell) or a 60 prises a memory array 1103 of non-volatile mem Transistor operating in the linear region can be used to
linearly central intensity centre array 1101 of first non-volatile reference memory
linearly convert an input/output current into an input/output
voltage.
Other embo provided on the word lines (WLA0, WLB0, WLA1, WLB2,

WLA2, WLB2, WLA3, WLB3), and the output emerges on addition function, the memory array negates the need for the source line (SL0, SL1) during a read operation. The separate multiplication and addition logic circuits and is the source line (SLO, SL1) during a read operation. The separate multiplication and addition logic circuits and is also current placed on each source line performs a summing power efficient. Here, the inputs are provided o current placed on each source line performs a summing power efficient. Here, the inputs are provided on the control function of all the currents from the memory cells connected gate lines (CG0, CG1, CG2, and CG3), and the

cells, bit lines for selected cells, bit lines for unselected cells, VMM array 1200 implements uni-directional tuning for source lines for selected cells, and source lines for unse- 10 non-volatile memory cells in memory a

to that particular source line.

In the semerges on the bitlines (BL0-BLN) during a read operation.

Table No. 6 depicts operating voltages for VMM array

The current placed on each bitline performs a summing

1100. The co

lected cells. The rows indicate the operations of read, erase, each non-volatile memory cell is erased and then partially
programmed until the desired charge on the floating gate is

particularly suited for memory cells 310 as shown in FIG. 3, 25 and is utilized as the synapses and parts of neurons between and is utilized as the synapses and parts of neurons between too much charge is placed on the floating gate (such that the an input layer and the next layer. VMM array 1200 com-
wrong value is stored in the cell), the cell an input layer and the next layer. VMM array 1200 com-
prises a memory array 1203 of non-volatile memory cells,
reference of partial programming operations must start
reference array 1201 of first non-volatile reference me cells, and reference array 1202 of second non-volatile ref-30 as EG0 or EG1) need to be erased together (which is known
erence memory cells. Reference arrays 1201 and 1202 serve as a page erase), and thereafter, each cell erence memory cells. Keterence arrays 1201 and 1202 serve
to convert current inputs flowing into terminals BLR0,
BLR1, BLR2, and BLR3 into voltage inputs CG0, CG1,
CG2, and CG3. In effect, the first and second non-volatile (such as BLR0) of each of the first and second non-volatile 40 cells in the same sector as the selected cells, control gates for reference memory cells during a read operation. The refer-
unselected cells in a different se

Second, memory array 1203 effectively multiplies the inputs and program.

FIG. 12 depicts neuron VMM array 1200, which is reached. This can be performed, for example, using the riticularly suited for memory cells 310 as shown in FIG. 3, 25 novel precision programming techniques described belo

ence cells are tuned to target reference levels. erase gates for selected cells, erase gates for unselected cells,
Memory array 1203 serves two purposes. First, it stores source lines for selected cells, and source lines f

TABLE No. 7

Operation of VMM Array 1200 of FIG. 12											
	WL	WL- unsel	BL	BL- unsel	CG	$CG-$ unsel same sector	$CG-$ unsel	EG	EG- unsel	SL	$SL-$ unsel
Read	$1.0 - 2$ V	-0.5 V/0 V	$0.6 - 2$ V (Ineuron)	0V	$0-2.6$ V		$0-2.6$ V $0-2.6$ V	$0-2.6$ V $0-2.6$ V		0V	0V
Erase	0V	0V	0V	0V	0V	$0-2.6$ V	$0-2.6$ V		$5-12$ V 0-2.6 V	0V	0V
Program	$0.7 - 1$ V	-0.5 V/0 V	$0.1-1$ uA	Vinh $(1-2 V)$	$4-11$ V	$0-2.6$ V	$0-2.6$ V		4.5-5 V $0-2.6$ V	4.5-5 V	$0-1$ V

60 (current inputs provided to terminals BLRO, BLR1, BLR2, $\frac{60}{13}$ FIG. 13 depicts neuron VMM array 1300, which is and BLR3. for which reference arrays 1201 and 1202 particularly suited for memory cells 310 as shown convert these current inputs into the input voltages to supply and is utilized as the synapses and parts of neurons between
to the control gates (CG0, CG1, CG2, and CG3) by the an input layer and the next layer. VMM array to the control gates (CG0, CG1, CG2, and CG3) by the an input layer and the next layer. VMM array 1300 com-
weights stored in the memory array and then add all the prises a memory array 1303 of non-volatile memory cells,
r on BLO-BLN, and will be the input to the next layer or input cells, and reference array 1302 of second non-volatile ref-
to the final layer. By performing the multiplication and erence memory cells. EG lines EGRO, EGO, EG1

erence memory cells. EG lines EGR0, EG0, EG1 and EGR1

are run vertically while CG lines CG0, CG1, CG2 and CG3 1403, and 1404 in FIG. 14. LSTM cell 1500 receives input
and SL lines WL0, WL1, WL2 and WL3 are run horizon-vector $x(t)$, cell state vector $c(t-1)$ from a preceding except that VMM array 1300 implements bi-directional cell state vector $c(t)$ and output vector $h(t)$.
tuning, where each individual cell can be completely erased, s LSTM cell 1500 comprises sigmoid function devices
part partially programmed, and partially erased as needed to reach the desired amount of charge on the floating gate due reach the desired amount of charge on the floating gate due
to between 0 and 1 to control how much of each component in
to the use of separate EG lines. As shown, reference arrays
the input vector is allowed through to the 1301 and 1302 convert input current in the terminal BLR0, LSTM cell 1500 also comprises tan h devices 1504 and 1505 BLR1, BLR2, and BLR3 into control gate voltages CG0, 10 to apply a hyperbolic tangent function to an input CG1, CG2, and CG3 (through the action of diode-connected multiplier devices 1506, 1507, and 1508 to multiply two reference cells through multiplexors 1314) to be applied to vectors together, and addition device 1509 to add reference cells through multiplexors 1314) to be applied to vectors together, and addition device 1509 to add two the memory cells in the row direction. The current output vectors together. Output vector h(t) can be provid the memory cells in the row direction. The current output vectors together. Output vector h(t) can be provided to the (neuron) is in the bitlines BL0-BLN, where each bit line next LSTM cell in the system, or it can be acce (neuron) is in the bitlines BL0-BLN, where each bit line next LSTM cell in the system, or it can be accessed for other sums all currents from the non-volatile memory cells con-15 purposes.

1300. The columns in the table indicate the voltages placed convenience, the same numbering from LSTM cell 1500 is on word lines for selected cells, word lines for unselected used in LSTM cell 1600. Sigmoid function device on word lines for selected cells, word lines for unselected used in LSTM cell 1600. Sigmoid function devices 1501, cells, bit lines for selected cells, bit lines for unselected cells, 20 1502, and 1503 and tan h device 150 unselected cells in a different sector than the selected cells, useful in LSTM cells used in certain neural network syserase gates for selected cells, erase gates for unselected cells, tems. source lines for selected cells, and source lines for unse- 25 An alternative to LSTM cell 1600 (and another example lected cells. The rows indicate the operations of read, erase, of an implementation of LSTM cell 1500) is

nected to that particular bitline.

Table No. 8 depicts operating voltages for VMM array of an implementation of LSTM cell 1500, which is an example

Table No. 8 depicts operating voltages for VMM array of an implementatio

TABLE No. 8

memory (LSTM). LSTM units often are used in neural 1702) in a time-multiplexed fashion. LSTM cell 1700 also
networks. LSTM allows a neural network to remember
information over predetermined arbitrary time intervals and ⁴⁵ The prior art includes a concept known as long short-term ware (VMM arrays 1701 and activation function block memory (LSTM). LSTM units often are used in neural 1702) in a time-multiplexed fashion. LSTM cell 1700 also Information over predetermined arbitrary time intervals and
together, addition device 1708 to add two vectors together,
tional I STM with comprise a call or ignut as a convent tional LSTM unit comprises a cell, an input gate, an output $\frac{\tan \pi}{1702}$, register 1707 to store the value i(t) when i(t) is output gate, and a forget gate. The three gates regulate the flow of 1702 , register 1707 to store the value $1(1)$ when $1(1)$ is output information into and out of the cell and the time interval that from sigmoid function b information into and out of the cell and the time interval that from sigmoid function block $\frac{1702}{102}$, register 1704 to store the the information is remembered in the LSTM. VMMs are 50 value f(t)*c(t-1) when that val

in this example comprises cells 1401, 1402, 1403, and 1404. device 1703 through multiplexor 1710, and register 1706 to
Cell 1401 receives input vector x_0 and generates output store the value o(t)*c~(t) when that value vector h_0 and cell state vector c_0 . Cell 1402 receives input 55 multiplier dev
vector x_1 , the output vector (hidden state) h_0 from cell 1401, iplexor 1709. and cell state c_0 from cell 1401 and generates output vector Whereas LSTM cell 1600 contains multiple sets of VMM h_1 and cell state vector c_1 . Cell 1403 receives input vector x_2 , arrays 1601 and respective act the output vector (hidden state) h_1 from cell 1402, and cell LSTM cell 1700 contains only one set of VMM arrays 1701 state c_1 from cell 1402 and generates output vector h_2 and 60 and activation function block 170 state c₁ from cell 1402 and generates output vector h_2 and 60 and activation function block 1702, which are used to cell state vector c₂. Cell 1404 receives input vector x_3 , the represent multiple layers in the cell state vector c_2 . Cell 1404 receives input vector x_3 , the output vector (hidden state) h₂ from cell 1403, and cell state c_2 from cell 1403 and generates output vector h_3 . Additional cells can be used, and an LSTM with four cells is merely an vector x_1 , the output vector (hidden state) h_0 from cell 1401,

FIG. 15 depicts an exemplary implementation of an It can be further appreciated that LSTM units will typi-LSTM cell 1500, which can be used for cells 1401, 1402, cally comprise multiple VMM arrays, each of which

40

Long Short-Term Memory
The prior art includes a concept known as long short-term ware (VMM arrays 1701 and activation function block the information is remembered in the LSTM. VMMs are 50 value $f(t)^*c(t-1)$ when that value is output from multiplier particularly useful in LSTM units.
FIG. 14 depicts an exemplary LSTM 1400. LSTM 1400 the value $i(t)^*u(t)$ w store the value o(t)*c \neg (t) when that value is output from multiplier device 1703 through multiplexor 1710, and mul-

1700. LSTM cell 1700 will require less space than LSTM 1600, as LSTM cell 1700 will require $\frac{1}{4}$ as much space for cells can be used, and an LSTM with four cells is merely an VMMs and activation function blocks compared to LSTM example.

FIG. 15 depicts an exemplary implementation of an It can be further appreciated that LSTM units wil

cally comprise multiple VMM arrays, each of which

requires functionality provided by certain circuit blocks value $h(t)*(1-z(t))$ when that value is output from multiplier
outside of the VMM arrays, such as a summer and activation
circuit block and high voltage generation blo significant amount of space within the semiconductor device 5 2100 contains only one set of VMM arrays 2101 and and would be somewhat inefficient. The embodiments activation function block 2102, which are used to represent

An analog VMM implementation can be utilized for a 10 activation function blocks compared to GRU cell 2000.
GRU (gated recurrent unit) system. GRUs are a gating It can be further appreciated that GRU systems will mechanism mechanism in recurrent neural networks. GRUs are similar typically comprise multiple VMM arrays, each of which
to LSTMs, except that GRU cells generally contain fewer requires functionality provided by certain circuit bloc to LSTMs, except that GRU cells generally contain fewer requires functionality provided by certain circuit blocks
components than an LSTM cell.
components than an LSTM cell.

this example comprises cells 1801, 1802, 1803, and 1804. separate circuit blocks for each VMM array would require a Cell 1801 receives input vector x_0 and generates output significant amount of space within the semicon vector (hidden state) h_0 from cell 1801 and generates output described below therefore attempt to minimize the circuitry vector h_1 . Cell 1803 receives input vector x_2 and the output 20 required outside of the VMM vector (hidden state) h_1 from cell 1802 and generates output The input to the VMM arrays can be an analog level, a vector h_2 . Cell 1804 receives input vector x_3 and the output binary level, or digital bits (in th vector h₂. Cell 1804 receives input vector x_3 and the output vector (hidden state) h₂ from cell 1803 and generates output vector (hidden state) h_2 from cell 1803 and generates output convert digital bits to appropriate input analog level) and the vector h_3 . Additional cells can be used, and an GRU with output can be an analog level, a vector h₃. Additional cells can be used, and an GRU with output can be an analog level, a binary level, or digital bits four cells is merely an example. 25 (in this case an output ADC is needed to convert output

FIG. 19 depicts an exemplary implementation of a GRU analog level into digital bits).
cell 1900, which can be used for cells 1801, 1802, 1803, and For each memory cell in a VMM array, each weight w can 1804 of FIG. 18. GRU and output vector $h(-1)$ from a preceding GRU cell and cell or by two blend memory cells (average of 2 cells). In the generates output vector $h(t)$. GRU cell 1900 comprises 30 differential cell case, two memory cells are generates output vector h(t). GRU cell 1900 comprises 30 differential cell case, two memory cells are needed to sigmoid function devices 1901 and 1902, each of which implement a weight w as a differential weight (w=w+-w-) applies a number between 0 and 1 to components from In the two blend memory cells, two memory cells are needed
output vector $h(-1)$ and input vector $x(t)$. GRU cell 1900 to implement a weight w as an average of two cells. also comprises a tan h device 1903 to apply a hyperbolic Configurable Arrays
tangent function to an input vector, a plurality of multiplier 35 FIG. 22 depicts configurable flash analog neuromorphic
devices 1904, 1905, and together, and a complementary device 1908 to subtract an $2201b$, $2201c$, $2201d$, $2201e$, and $2201f$; neuron output (such input from 1 to generate an output.

an implementation of GRU cell 1900. For the reader's circuit blocks 2203a, 2203b, 2203c, 2203d, 2203e, and convenience, the same numbering from GRU cell 1900 is 2203f; horizontal multiplexors 2204a, 2204b, 2204c, and convenience, the same numbering from GRU cell 1900 is 2203f; horizontal multiplexors $2204a$, $2204b$, $2204c$, and used in GRU cell 2000. As can be seen in FIG. 20, sigmoid 2204d; vertical multiplexors $2205a$, $2205b$, used in GRU cell 2000. As can be seen in FIG. 20, sigmoid 2204d; vertical multiplexors 2205a, 2205b, and 2205c; and function devices 1901 and 1902, and tan h device 1903 each cross multiplexors 2206a and 2206b. Each of mac comprise multiple VMM arrays 2001 and activation func- 45 2201a, 2201b, 2201c, 2201d, 2201e, tion blocks 2002. Thus, it can be seen that VMM arrays are sub-system containing a VMM array.

an implementation of GRU cell 1900) is shown in FIG. 21. 50 long, configurable interconnect. In one embodiment, activa-
In FIG. 21, GRU cell 2100 utilizes VMM arrays 2101 and tion circuit blocks 2203a, 2203b, 2203c, 2203d activation function block 2102, which when configured as a 2203f provide the summing, high impedance current out-
sigmoid function applies a number between 0 and 1 to puts. Alternatively, neuron output blocks 2202a, 2202b control how much of each component in the input vector is $2202c$, $2202d$, $2202e$, and $2202f$ can include the activation allowed through to the output vector. In FIG. 21, sigmoid 55 circuits, in which case additional l allowed through to the output vector. In FIG. 21, sigmoid 55 circuits, in which case additional function devices 1901 and 1902 and tan h device 1903 share be needed to drive the outputs. the same physical hardware (VMM arrays 2101 and activa-
tion function dive to deviation the same physical hardware the same physical hardware that
tion function block 2102) in a time-multiplexed fashion.
activation circui GRU cell 2100 also comprises multiplier device 2103 to 2203e, and 2203f are just one example of a type of input multiply two vectors together, addition device 2105 to add 60 block, and that configurable flash analog neuro 2104, register 2106 to hold the value $h(t-1)^*r(t)$ when that 2203*d*, 2203*e*, and 2203*f*, such that those blocks become value is output from multiplier device 2103 through multi-
input blocks 2203*a*, 2203*b*, 2203*c*, 2 plexor 2104, register 2107 to hold the value $h(t-1)*z(t)$ 65 In one embodiment, neuron output blocks 2202a, 2202b, when that value is output from multiplier device 2103 2202c, 2202d, 2202e, and 2202f each comprises analog-t

arrays 2001 and activation function blocks 2002, GRU cell 2100 contains only one set of VMM arrays 2101 and described below therefore attempt to minimize the circuitry multiple layers in the embodiment of GRU cell 2100. GRU required outside of the VMM arrays themselves. cell 2100 will require less space than GRU cell 2000, as quired outside of the VMM arrays themselves. cell 2100 will require less space than GRU cell 2000, as
GRU cell 2100 will require 1/3 as much space for VMMs and GRU cell 2100 will require $\frac{1}{3}$ as much space for VMMs and activation function blocks compared to GRU cell 2000.

vector h_0 . Cell 1802 receives input vector x_1 , the output and would be somewhat inefficient. The embodiments mponents than an LSTM cell.
FIG. 18 depicts an exemplary GRU 1800. GRU 1800 in 15 circuit block and high voltage generation blocks. Providing significant amount of space within the semiconductor device
and would be somewhat inefficient. The embodiments

be implemented by a single memory cell or by a differential cell or by two blend memory cells (average of 2 cells). In the

put from 1 to generate an output. as summer circuit and a sample and hold S/H circuit) blocks FIG. 20 depicts a GRU cell 2000, which is an example of $40\ 2202a$, $2202b$, $2202c$, $2202d$, $2202e$, and $2202f$; activatio FIG. 20 depicts a GRU cell 2000, which is an example of 40 2202a, 2202b, 2202c, 2202d, 2202e, and 2202f; activation an implementation of GRU cell 1900. For the reader's circuit blocks 2203a, 2203b, 2203c, 2203d, 2203e, an cross multiplexors $2206a$ and $2206b$. Each of macro blocks $2201a$, $2201b$, $2201c$, $2201d$, $2201e$, and $2201f$ is a VMM

of particular use in GRU cells used in certain neural network
systems.
2202*c*, 2202*d*, 2202*e*, and 2202*f* each includes a buffer (e.g.,
An alternative to GRU cell 2000 (and another example of op amp) low impedance out

digital conversion block 2252 that output digital bits instead

desired location using configurable interconnects of FIG. 22. 2302a, 2302b, and 2302c are configured to be shared across In this embodiment, activation circuit blocks 2203a, 2203b, macros. 2203c, 2203d, 2203e, and 2203f each comprises digital-to-
analog conversion block 2251 that receives digital bits from $\frac{1}{2}$ except that the system of FIG. 23 has shared configurable

2202c, 2202a, 2202e, and 2202*f* and or input blocks 2203a, ¹⁰ 2305d, 2305d, and 2305f and cross multiplexors 2306a and 2203*b*, 2203*c*, 2203*d*, 2203*c*, and 2203*f* may include multiplexors. the outputs from any of t may include analog sample-and-hold circuits (such as cir-
cuits 3600 or 3650 in FIG. 36) or digital sample-and-hold 15 other macro blocks in 2301*a*, 2301*b*, 2301*c*, 2301*d*, 2301*e*,

Configurability includes the width of neurons (number of space requirement than the original outputs convolution layer, such as bitlines), the width of of vertical multiplexors. inputs (number of inputs per convolution layer, such as
number of rows) by combining multiple macros and/or 20 include current summer circuit blocks and/or activation
configuring each individual macros to have only parts

For example first N rows or N columns of an array can be 25 to connect to part of an output of the macro block 2301*a* and enabled (sampled) at time t0 and its result is held in a t0 part of an output of the macro block 2 sample and hold S/H circuit, the next N rows or N columns It is to be understood by one of ordinary skill in the art that can be enabled at time t1 and its result is held in a t1 sample activation circuit blocks 2303a, 230

neuro memory system is the ability to collect outputs from 2303d, 2303e, and 2303f, such that those blocks become one layer and provide them as inputs to another layer. This input blocks 2303a, 2303b, 2303c, 2303d, 2303e, results in a complicated routing scheme where the outputs 35 In one embodiment, neuron output blocks 2302a, 2302b, from one VMM array might need to be routed as inputs to and 2302c each comprises analog-to-digital conve adjacent to it. In FIG. 22, this routing function is provided Those digital bits are then routed to the desired location
by horizontal multiplexors $2204a$, $2204b$, $2204c$, and $2204d$; using configurable interconnects by horizontal multiplexors 2204a, 2204b, 2204c, and 2204d; using configurable interconnects of FIG. 23. In this embodi-
vertical multiplexors 2205a, 2205b, and 2205c; and cross 40 ment, activation circuit blocks 2303a, 23 multiplexors 2206a and 2206b. Using these multiplexors, 2303e, and 2303f each comprises digital-to-analog conver-
the outputs from any of the macro blocks 2201a, 2201b, sion block 2351 that receives digital bits from the i the outputs from any of the macro blocks $2201a$, $2201b$, $2201c$, $2201d$, $2201e$, and $2201f$ can be routed as inputs to 2201c, 2201d, 2201e, and 2201f can be routed as inputs to nects of FIG. 23 and converts the digital bits into analog any of the other macro blocks in 2201a, 2201b, 2201c, signals.

or control logic 2250 optionally is a microcontroller running
software code to perform the configurations described herein 50 block as needed for LSTM/GRU architecture, and optionally
(controller), or hardware logic for pe rations described herein (control logic), including activation cuits 3600 or 3650 in FIG. 36) or digital sample-and-hold of horizontal multiplexors 2204*a*, 2204*b*, 2204*c*, and 2204*d*; circuits (e.g., a register or SRA vertical multiplexors 2205a, 2205b, and 2205c; and cross Configurable flash analog neuro memory system 2300 multiplexors 2206a and 2206b to perform the needed rout- 55 also comprises controller or control logic 2250. As in

FIG. 23 depicts configurable flash analog neuro memory controller running software code to perform the configural-
system 2300. Configurable flash analog neuro memory tions described herein (controller), or hardware logic system 2300. Configurable flash analog neuro memory tions described herein (controller), or hardware logic for system 2300 comprises macro blocks $2301a$, $2301b$, $2301c$, performing the configurations described herein (2301d, 2301e, and 2301f; neuron output blocks (such as 60 logic), including activation of horizontal multiplexors summer circuit and a sample and hold S/H circuit) 2302a, 2304a, 2304b, 2304c, and 2304d; vertical multiple 2302b, and 2302c; activation circuit blocks 2303a, 2303b, 2305a, 2305b, 2305c, 2305d, 2305e, and 2305f; and cross 2303c, 2303d, 2303e, and 2303f; horizontal multiplexors multiplexors 2306a and 2306b to perform the needed 2303*c*, 2303*d*, 2303*e*, and 2303*f*; horizontal multiplexors multiplexors 2306*a* and 2306*b* to perform the needed rout-
2304*a*, 2304*b*, 2304*c*, and 2304*d*; vertical multiplexors ing functions at each cycle. 2305a, 2305b, 2305c, 2305d, 2305e, and 2305f; and cross 65 FIG. 24 depicts VMM system 2400. VMM system 2400 multiplexors 2306a and 2306b. Each of macro blocks comprises macro block 2420 (which can be used to imple-

macros . of analog signals. Those digital bits are then routed to the sub-system containing a VMM array. Neuron output blocks desired location using configurable interconnects of FIG. 22. $2302a$, $2302b$, and $2302c$ are configur

analog conversion block 2251 that receives digital bits into
the interconnects of FIG. 22 and converts the digital bits into
analog signals.
In instances where configurable system 2200 is used to
implement an LSTM or GRU, circuits (e.g., a register or SRAM) as needed. and 2301f. This allows some configurability with a lesser
Configurability includes the width of neurons (number of space requirement than the system of FIG. 22 due to the lack

be configured to connect to an output of the macro block $2301a$ or to an output of the macro block $2301d$. Or the Within a VMM array, time multiplexing can be used to 2301*a* or to an output of the macro block 2301*d*. Or the enable multiple timed passes to maximize usage of the array. neuron output block 2302*a*, for example, can be

and hold S/H circuit, and so on. And at final time tf, all **2303**e, and **2303**f are just one example of a type of input previous S/H results is combined appropriately to give final 30 block, and that configurable flash ana

any of the other macro blocks in 2201a, 2201b, 2201c, signals.

2201a, 2201e, and 2201f. This functionality is critical to 45 In instances where configurable system 2300 is used to

creating a configurable system.

Config

ing functions at each cycle.

FIG. 23 depicts configurable flash analog neuro memory controller running software code to perform the configuraperforming the configurations described herein (control logic), including activation of horizontal multiplexors

2301a, 2301b, 2301c, 2301d, 2301e, and 2301f is a VMM ment macro blocks 2201a, 2201b, 2201c, 2201d, 2201e,

info, etc. VMM system 2400 further comprises reference $_{20}$ sector 2408 for providing reference cells to be used in a sense operation; predecoder 2409 for decoding addresses for decoders 240, 2403, and/or 2404; bit line multiplex or 2410; 2412, each of which performs functions at the VMM array 25 level (as opposed to the system level comprising all VMM

can be used in the embodiments of FIGS. 22-24. Configur-
able array 2500 comprises an array of M rows by N columns. 30 versa. Since the op amp based summer circuit can provide Configurable array 2500 can be a flash memory cell array low impedance output, it is suitable to be configured to drive containing cells of the types shown in FIGS. 2-5. In the a long interconnect and heavier loading. embodiments of FIGS. 22-24, each VMM array can be FIG. 28 depicts activation function circuit 2800. Activa-
configured into one or more sub-arrays of different sizes that tion function circuit 2800 can be used for activati are smaller than configurable array 2500. For instance, 35 blocks 2203a, 2203b, 2203c, 2203d, 2203e, and 2203f in configurable array can be divided into sub-array 2501 of A FIG. 22 and activation circuit blocks 2303a, 230 rows by B columns, sub-array 2502 of C rows by D 2303d, 2303e, and 2303f in FIG. 23, and activation block columns, and sub-array 2503 of E rows by F columns. This 2414 in FIG. 24. configuration can be implemented by controller or control Activation function circuit 2800 converts an input voltage logic 2250. Once each of the desired sub-arrays is created, 40 pair (Vin+ and Vin-) into a current (Iout_ vertical, and cross multiplexors of FIGS. 22 and 23 to described above. Activation function circuit 2800 comprises perform the appropriate routing from each sub-array to the PMOS transistors 2801, 2802, 2803, 2804, 2805, a appropriate location at the appropriate time. Ideally, only and NMOS transistors 2807, 2808, 2809, and 2810, configurations and configurable array will be accessed 45 ured as shown. The transistors 2803, 2804, and 2806 ser during any given cycle at time t (for example, through array as cascoding transistors. The input NMOS pair 2807 and time multiplexing). For example, only one of the sub-arrays 2808 operates in sub-threshold region to reali time multiplexing). For example, only one of the sub-arrays in configurable array 2500 will be accessed during a single in configurable array 2500 will be accessed during a single function. The current I_neu_max is the maximum neuron cycle. However, the sub-arrays can be accessed during current that can be received from the attached VMM (no different time cycles, which allows the same physical array 50 shown).
to provide multiple sub-arrays for use in a time-multiplexed FIG. 29 depicts operational amplifier 2900 that can be
fashion.

2202c, 2202d, 2202e, and 2201f in FIG. 22; neuron output amplifier 2900 are labeled Vinn (applied to the gate of summer blocks 2302, 2302b, 2302c, 2302d, 2302e, and MMOS transistor 2904) and Vin– (applied to the gate of summer blocks 2302, 2302*b*, 2302*c*, 2302*d*, 2302*e*, and NMOS transistor 2904) and Vin– (applied to the gate of 2302*f* in FIG. 23; and neuron output summer block 2413 in NMOS transistor 2903), and the output is VO. FIG. 24. It can be seen that neuron output summer block 60 FIG. 30 depicts high voltage generation block 3000, 2600 comprises a plurality of smaller summer blocks $2601a$, control logic block 3004, analog circuit block 30 a corresponding VMM array (such as a single column in the High voltage generation block 3000 comprises charge array). Controller or control logic 2250 can activate the pump 3001, charge pump regulator 3002, and high voltag appropriate summer blocks $2601a$, $2601b$, ... $2601i$ during 65 operational amplifier 3003. The voltage of the output of each cycle as needed. The summer circuit can be imple-
charge pump regulator 3002 can be controlle each cycle as needed. The summer circuit can be imple-
mented as an op amp based summer circuit or a current signals sent to the gates of the NMOS transistors in charge

2201f, 2301a, 2301b, 2301c, 2301d, 2301e, and 2301f in mirror circuit. The summer circuit may include an ADC FIGS. 22 and 23) and activation function block 2414 and circuit to convert analog into output digital bits.

FIG. 27 depicts adaptable neuron circuit 2700 that comvents to convert and convert and circuit 2700 that comvent and convert and converted to comprise prises on an op amp that provides low impedance output, for summing multiple current signals and converting the voltage row decoder 2402, high voltage row decoder 2403, $\frac{1}{5}$ summing multiple current signals and converting the and low voltage reference column decoder 2404 $\frac{1}{1}$ ow summed current signal into a voltage signal and low voltage reference column decoder 2404. Low summed current signal into a voltage signal, and which is an
voltage row decoder 2402 provides a bias voltage for read embodiment of each summer block within summer block voltage row decoder 2402 provides a bias voltage for read embodiment of each summer block within summer block
and program operations and provides a decoding signal for $2601a, \ldots, 2601i$ in FIG. 26. Adaptable neuron circu and program operations and provides a decoding signal for $2001a, \ldots, 2001i$ in FIG. 26. Adaptable neuron circuit 2700
high voltage row decoder 2402. High voltage row decoder high voltage row decoder 2403. High voltage row decoder receives current from a VMM, such as VMM array 2401 2403 provides a high voltage bias signal for program and $\frac{10}{2702}$, which is provided to the inverting input of operational erase operations.

2702, which is provided to the inverting input of operational

2701 Sumplifier 2701. The non-inverting input of operational

2405 and 2406. Redundancy arrays 2405 and 2406 provides

2701 is coupled to a array sectors used to store user info, device ID, password,
security key, trimbits, configuration bits, manufacturing
info, etc. VMM system 2400 further comprises reference 20 I NEU depends on the number of synapses and w contained in the VMM. R_NEU is a variable resistance and can be adapted to the VMM size it is coupled to. For decoders 240, 2403, and/or 2404; bit line multiplexor 2410; instance, R_NEU, can be altered by changing IBIAS and/or macro control logic 2411; and macro analog circuit block VDREF and/or VREF in FIG. 27. Further, the power VDREF and/or VREF in FIG. 27. Further, the power of the summing operational amplifier 2701 is adjusted in relation level (as opposed to the system level comprising all VMM the value of the R_NEU transistor 2703 to minimize power
consumption. As the value of R NEU transistor 2703 rays).
FIG. 25 depicts examples of array configurability, which increases, the bias (i.e., power) of the operational amplifier FIG. 25 depicts examples of array configurability, which increases, the bias (i.e., power) of the operational amplifier can be used in the embodiments of FIGS. 22-24. Configur-
2701 is reduced via current bias IBIAS OPA 27

tion function circuit 2800 can be used for activation circuit blocks $2203a$, $2203b$, $2203c$, $2203d$, $2203e$, and $2203f$ in

Examples of embodiments of the circuit blocks shown in amplifier 2900 comprises PMOS transistors 2901, 2902, and FIGS. 22-24 will now be described. 2905, NMOS transistors 2903, 2904, 2906, and 2907, and 2905, NMOS transistors 2903 , 2904 , 2906 , and 2907 , and NMOS transistor 2908 that acts as a variable bias, in the FIG. 26 depicts neuron output summer block 2600 (which 55 NMOS transistor 2908 that acts as a variable bias, in the can be used as neuron output summer blocks $2202a$, $2202b$, configuration shown. The input terminals to

signals sent to the gates of the NMOS transistors in charge

a current that can be used to apply a bias signal, iBias, as 5 pump regulator 3002. Control logic block 3004 receives variable resistor 3506. Thus, adaptable neuron 3500 concortrol logic inputs and generates control logic outputs. verts a current signal (I NEURON) into a voltage signa Analog circuit block 3005 comprises current bias generator (VO). Basically, transistor 3501 samples the current I_NEU-
3006 for receiving a reference voltage, Vref, and generating RON and holds it by storing a sampled gate used elsewhere. Analog circuit block 3005 also comprises voltage VO to drive the configurable interconnect.
voltage generator 3007 for receiving a set of trim bits, FIG. 36 depicts current sample and hold S/H circuit 3600
 TRBIT_WL, and generating a voltage to apply to word lines and voltage sample and hold S/H circuit 3650. Current S/H during various operations. Test block 3008 receives signals circuit 3600 includes sampling switches 3602 a on a test pad, MONHV_PAD, and outputs various signals 10 for a designer to monitor during testing.

can be used during program and verify operations. Program and sensing block 3100 comprises a plurality of individual and sensing block 3100 comprises a plurality of individual circuit 3650 includes sampling switch 3622, S/H capacitor program and sense circuit blocks 3101*a*, 3101*b*, . . . 3101*j*. 15 3653, and op amp 3654. Op amp 3654 program and sense circuit blocks 3101*a*, 3101*b*, ... 3101*j*. 15 3653, and op amp 3654. Op amp 3654 is used to buffer the Controller or control logic 2250 can activate the appropriate S/H voltage on the capacitor 3653. S Controller or control logic 2250 can activate the appropriate S/H voltage on the capacitor 3653. S/H circuits 3600 and program and sense circuit blocks 3101*a*, 3101*b*, . . . 3101*j* 3650 can be used with the output summ

system 3200 comprises reference array 3202, low voltage FIG. 37 shows an array architecture that is suitable for row decoder 3201, high voltage row decoder 3203, and low memory cells operating in linear region. System 3700 row decoder 3201, high voltage row decoder 3203, and low memory cells operating in linear region. System 3700 comvoltage reference column decoder 3204. Low voltage row prises input block 3701, output block 3702, and array voltage reference column decoder 3204. Low voltage row prises input block 3701, output block 3702, and array 3703 decoder 3201 provides a bias voltage for read and program of memory cells. Input block 3701 is coupled to th operations and provides a decoding signal for high voltage 25 row decoder 3203. High voltage row decoder 3203 provides

comprising word line decoder circuit 3301, source line block 3702 is coupled to the bit lines of the memory cells in decoder circuit 3304, and high voltage level shifter 3308, 30 array 3703. which are appropriate for use with memory cells of the type In instances where system 3700 is used to implement an shown in FIG. 2.

LSTM or GRU, output block 3702 and/or input block 3701

transistor 3302 (controlled by signal HVO_B) and NMOS (output=1-input) block as needed for LSTM/GRU architec-
de-select transistor 3303 (controlled by signal HVO_B) 35 ture, and optionally may include analog sample-and-hol

transistor 3306 (controlled by signal HVO), and de-select It should be noted that, as used herein, the terms "over" transistor 3307 (controlled by signal HVO B), configured as 40 and "on" both inclusively include "directly transistor 3307 (controlled by signal HVO_B), configured as 40 shown.

and outputs high voltage signal HV and its complement or space disposed therebetween). Likewise, the term "adja-
HVO B. cent" includes "directly adjacent" (no intermediate materi-

Erase gate decoder circuit 3401 and control gate decoder 50 mediate materials, elements or spaced disposed there circuit 3404 use the same design as word line decoder circuit between), and "electrically coupled" includes "

verts an output neuron current into a voltage. Adaptable directly on the substrate with no intermediate materials/
neuron circuit 3500 uses only one PMOS transistor 3501 and elements therebetween, as well as forming the el essentially is configured to mirror itself (i.e., a sample and 60 indirectly on the substrate with one or more intermediate hold mirror) using switches 3502, 3503, and 3504. Initially, materials/elements there between. hold mirror 3502 and switch 3503 are closed and switch 3504 is

1. A configurable vector-by-matrix multiplication system,

1. A configurable vector-by-matrix multiplication system, I_NEURON, which is a current source that represents the comprising:
current from a VMM. Then, switch 3502 and 3503 are 65 an array of memory cells arranged into rows and columns; current from a VMM. Then, switch 3502 and 3503 are 65 an array of memory cells arranged into rows and columns;
opened and switch 3504 is closed, which causes PMOS an output block coupled to the array for generating a opened and switch 3504 is closed, which causes PMOS an output block coupled to the array for generating a transistor 3501 to send current I_NEURON from its drain to vector of output voltages in response to current transistor 3501 to send current I_NEURON from its drain to

circuit 3600 includes sampling switches 3602 and 3603 , S/H capacitor 3605 , input transistor 3604 and output transistor r a designer to monitor during testing.
FIG. 31 depicts program and sensing block 3100, which 3601 into an S/H voltage on the S/H capacitor 3605 and is **3601** into an S/H voltage on the S/H capacitor **3605** and is coupled to gate of the output transistor **3606**. Voltage S/H during each cycle as needed.

FIG. 32 depicts reference system 3200, which can be used embodiment, digital sample and hold circuits can be used FIG. 32 depicts reference system 3200, which can be used embodiment, digital sample and hold circuits can be used
in place of reference sector 2408 in FIG. 24. Reference 20 instead of analog sample and hold circuits 3600 a

of memory cells. Input block 3701 is coupled to the drains (source lines) of the memory cells in array 3703, and output row decoder 3203. High voltage row decoder 3203 provides block 3702 is coupled to the bit lines of the memory cells in a high voltage bias signal for program and erase operations. array 3703. Alternatively, input block 370 high voltage bias signal for program and erase operations. array 3703. Alternatively, input block 3701 is coupled to the FIG. 33 depicts VMM high voltage decode circuits, wordlines of the memory cells in array 3703, and ou

shown in FIG. 2.
Word line decoder circuit 3301 comprises PMOS select may include multiplier block, addition block, subtraction Word line decoder circuit 3301 comprises PMOS select may include multiplier block, addition block, subtraction transistor 3302 (controlled by signal HVO B) and NMOS (output=1-input) block as needed for LSTM/GRU architecconfigured as shown.

Source line decoder circuit 3304 comprises NMOS moni-

tor transistors 3305 (controlled by signal HVO), driving

meeded.

tor transistors 3305 (controlled by signal HVO), driving

eded.

own.
High voltage level shifter 3308 received enable signal EN ween) and "indirectly on" (intermediate materials, elements VO_B. cent" includes "directly adjacent" (no intermediate materi-
FIG. 34 depicts VMM high voltage decode circuits, 45 als, elements or space disposed therebetween) and "indi-FIG. 34 depicts VMM high voltage decode circuits, 45 als, elements or space disposed therebetween) and "indi-
comprising erase gate decoder circuit 3401, control gate
decoder circuit 3404, source line decoder circuit 3407, 01 in FIG. 33. trically coupled to" (no intermediate materials or elements Source line decoder circuit 3407 uses the same design as there between that electrically connect the elements Source line decoder circuit 3407 uses the same design as there between that electrically connect the elements source line decoder circuit 3304 in FIG. 33. arce line decoder circuit 3304 in FIG. 33. together) and "indirectly electrically coupled to" (interme-
High voltage level shifter 3411 uses the same design as 55 diate materials or elements there between that electrically high voltage level shifter 3308 in FIG. 33. connect the elements together). For example, forming an FIG. 35 depicts adaptable neuron circuit 3500 that con-
FIG. 35 depicts adaptable neuron circuit 3500 that con-
element "o FIG. 35 depicts adaptable neuron circuit 3500 that con-
verts an output neuron current into a voltage. Adaptable directly on the substrate with no intermediate materials/

5

10

30

- coupled to the second sub-array and the activation split-gate flash memory cells.
block is coupled to the second sub-array, the first $_{15}$ **18**. The system of claim 13, wherein the output block is vector of input currents in response to a vector of input

14. The system of claim 13, wherein the routing circuitry

voltages and providing the vector of input currents to a

⁵ comprises one or more multiplexors.

plura cycle, a first sub-array is generated in the array and the sub-array.

output block is coupled to the first sub-array and the 16 . The system of claim 13, further comprising control activation block is coupled to the fir sub-array and second sub-array consisting of different a current summer block.

memory cells in the array; and **19**. The system of claim 13, wherein the system provides

routing circuitry for routing a vector of output vol
- from the output block in response to current received within the system.

from the first sub-array to the activation block for $_{20}$ **20**. The system of claim 13, wherein the system provides

vector matrix multiplier ope

array. the system of claim 1, wherein the routing circuitry the system of claim 13, wherein the output block comprises one or more multiplexors.

3. The system of claim 1, further comprising a controller 25 22. The system of claim 13, wherein the output block for generating the first sub-array and the second sub-array. outputs analog levels.

for generating the first sub-array and the second sub-array. more of a current sample - 5. The system of claim 1, wherein the memory cells are sample-and-hold circuit.

6. The system of claim 1, wherein the output block is a

25. The system of claim 13, further comprising an input

25. The system of claim 13, further comprising an input

tensity of configuring an output width of a neuron

and-hold circuit.
 a differential cell.
 11. The system of claim 13, wherein a weight is stored in

multiplication system is part of a long short term memory

two blend memory cells.

cell. 32. A configurable vector-by-matrix multiplication sys-
12. The system of claim 1, wherein the vector-by-matrix tem, comprising:
multiplication system is part of a gated recurrent unit cell. an array of memory cells

13. A configurable vector-by-matrix multiplication sys- 50 tem, comprising:

- an array of memory cells arranged into rows and columns;
an output block coupled to the array for generating a multiplier operation, wherein during a first cycle, a first an output block coupled to the array for generating a vector of outputs in response to current received from
- activation block is coupled to the first sub-array, and
wherein during a second cycle, a second sub-array is 60 routing circuitry for routing a vector of input vector from wherein during a second cycle, a second sub-array is 60 routing circuitry for routing a vector of input vector from generated within the array and the output block is the input block in response to input data coupled to th generated within the array and the output block is the input block in response to input data coupled to the coupled to the second sub-array and the activation first sub-array for vector matrix multiplier operation. block is coupled to the second sub-array and the activation
block is coupled to the second sub-array, the first
sub-array of claim 32, wherein the routing circuitry
sub-array and second sub-array consisting of different
me 65
- from the output block in response to current received sub-array.

 23 24

received from a plurality of memory cells in the array from the first sub-array to the activation block for during a vector matrix multiplier operation of the second sub-
an activation block coupled to the array for genera

matrix multiplier operation, wherein during a first troller for generating the first sub-array and the second cycle, a first sub-array is generated in the array and the sub-array.

activation block is coupled to the first sub-array, and 10° logic for generating the first sub-array and the second wherein during a second cycle, a second sub-array is sub-array.

generated within the array and the output block is 17. The system of claim 13, wherein the memory cells are coupled to the second sub-array and the activation split-gate flash memory cells.

4. The system of claim 1, further comprising control logic 23. The system of claim 13, further comprising one or r generating the first sub array and the second sub-array and control of a current sample-and-hold circuit

Solid split-gate flash memory cells.

5. The system of claim 13, wherein the output block comprises an analog-to-digital conversion block.

multiplication system is part of a gated recurrent unit cell. an array of memory cells arranged into rows and columns;
13. A configurable vector-by-matrix multiplication sys- 50 an input block coupled to the array for gene of inputs in response to input data to a plurality of memory cells in the array during a vector matrix vector of outputs in response to current received from sub-array is generated in the array and the input block
a plurality of memory cells in the array during a vector 55 is coupled to the first sub-array, and wherein du matrix multiplier operation, wherein during a first second cycle, a second sub-array is generated within cycle, a first sub-array is generated in the array and the second the array and the input block is coupled to the sec cycle, a first sub-array is generated in the array and the the array and the input block is coupled to the second output block is coupled to the first sub-array and the sub-array, the first sub-array and second sub-array

5

30

45

50

sub-array.
36. The system of claim 32, wherein the memory cells are 35. The system of claim 32, further comprising control received from a plurality of memory cells in the logic for generating the first sub-array and the second array during a vector matrix multiplier operation;

15 a capability of configuring an input width of a neuron within

43. The system of claim 32, further comprising one or 20 troller for more of a current sample-and-hold circuit and a voltage sub-array.

Equivalent summer block . coupled to a word line gate of each memory cell in the array 35 $\frac{a}{2}$. The system of claim 54, wherein the system provides of memory cells. $\frac{a}{2}$ a capability of configuring an output wid

50. The system of claim 32, wherein the vector-by-matrix $\frac{a}{b}$ capability of constitution and output in neuron of a long about to mean output within the system. multiplication system is part of a long short term memory cell.

51. The system of claim 32, wherein the vector-by-matrix 40 multiplication system is part of a gated recurrent unit cell.

a differential cell.
 a differential cell . outputs digital bits .
 65. The system of claim 54, further comprising current

53. The system of claim 32, wherein a weight is stored in two blend memory cells.

- tems, each vector by matrix sub-system comprising $\frac{m\mu}{\text{cell}}$ an array of memory cells arranged into rows and $\frac{1}{50}$ 67. The system of claim 54, wherein the vector-by-matrix
- an output block coupled to the array for generating a vector of output voltages in response to current

and

36. The system of claim 32, wherein the memory cells are

split-gate flash memory cells.

37. The system of claim 32, further comprising an output

block generating an output vector.

38. The system of claim 37, wherein th

a current summer block.

39. The system of claim 32, wherein the system provides 10

a capability of configuring an output width of a neuron

within a first array in one of the plurality of

within the system. vector-by-matrix multiplication sub-systems to an acti-40. The system of claim 32, wherein the system provides vector-by-matrix multiplication sub-systems to an acti-
varion block coupled to a second sub-array contained the system.
 the system of claim 32, wherein the output block within a second array in another of the plurality of vector-by-matrix multiplication sub-systems.

outputs digital bits. **42.** The system of claim 54, wherein the routing circuitry $\frac{42}{10}$. The system of claim 32, wherein the output block comprises one or more multiplexors.

outputs analog levels. $\frac{1}{32}$. further comprising one or $\frac{1}{20}$ troller for generating the first sub-array and the second

sample-and-hold circuit.
 44. The system of claim 32, wherein the output block logic for generating the first sub-array and the second 44.

44. The system of claim 32, wherein the output block

45. The system of claim 33, wherein the output block

45. The system of claim 33, wherein the output block

46. The system of claim 32, wherein the input block

46. The

63. The system of claim 54, wherein the system provides a capability of configuring an input width of a neuron within the system.

multiplication system is part of a gated recurrent unit cent. $\frac{64}{2}$. The system of claim 54, wherein the output block output block output block output s digital bits.

sample-and-hold circuits or voltage sample-and-hold circuits.

54. An analog neuro memory system, comprising:

66. The system of claim 54, wherein the vector-by-matrix a plurality of vector-by-matrix multiplication sub-sys-
tems each vector by matrix sub system comprising:
multiplication system is part of a long short term memory

multiplication system is part of a gated recurrent unit cell.

* * *