

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
14 July 2005 (14.07.2005)

PCT

(10) International Publication Number
WO 2005/064778 A1

(51) International Patent Classification⁷: H02M 3/335, 3/28

(21) International Application Number: PCT/IB2004/052654

(22) International Filing Date: 3 December 2004 (03.12.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 03104903.4 22 December 2003 (22.12.2003) EP

(71) Applicant (for all designated States except US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): VAN DER WAL, Roelf [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA


Eindhoven (NL). LEIJSSSEN, Jacobus, J. [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). VAN ERP, Josephus, A., M. [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). HENDRIX, Machiel, A., M. [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agents: SLENDERS, Petrus, J., W. et al.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

[Continued on next page]

(54) Title: SWITCHED MODE POWER SUPPLY



(57) Abstract: A switched mode power supply assembly (1) is described, comprising at least two switched mode power supply units (10_i) coupled to each other in parallel; each power supply unit (10_i) having an output stage (50_i, 60_i) capable of selectively operating in a first mode wherein its output signal (I_{OUT,i}) is increasing and operating in a second mode wherein its output signal (I_{OUT,i}) is decreasing; a control device (100) receiving mode switch control signals from all power supply units (10_i); wherein the control device (100), if it finds that the actual phase relationship between two power supply units deviates from an optimal phase relationship, is designed to generate synchronising control signals for at least one power supply unit (10₂), effectively changing the timing of at least one mode switch moment, such that the deviation between the actual phase relationship and said optimal phase relationship is reduced.

WO 2005/064778 A1



(84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM,

PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Switched mode power supply

The present invention relates in general to a switched mode power supply. Particularly, the present invention relates to a DC/DC converter stage or a DC/AC inverter stage, receiving a substantially constant input voltage or current and generating a DC or AC output voltage or current. Also, the present invention relates to a switching current-controlled amplifier. In the following, the present invention will be explained for the case of a converter which receives a constant input voltage and generates an output current, but this is merely by way of example and not intended to restrict the present invention.

BACKGROUND OF THE INVENTION

Switched mode power supplies of the above-described type are generally known, and they are commercially available for several applications.

In one example, the switched mode power supply is implemented as a boost converter, for converting the output voltage of a solar cell array (in the order of 100 V) to a higher constant DC level in the order of about 420 V, i.e. higher than the maximum voltage of the standard mains voltage. With such converter, it is possible to transfer energy from solar cells to the mains.

In another example, the switched mode power supply is implemented as a DC/AC inverter, for generating an AC current from a DC voltage. Such inverter can be used in, for instance, a lamp driver, having an input for connection to AC mains, and having a driver output for driving a discharge lamp. Such drivers typically comprise a stage where a substantially constant voltage is generated from the alternating input voltage, followed by a stage where an alternating current is generated on the basis of said constant voltage.

In yet another example, the switched mode power supply is implemented as a transconductance amplifier for driving an actuator in a motion control apparatus.

Generally speaking, switched mode power supplies have been developed for a specific output power. Generally speaking, for a higher output power, the size of the components used in the power supply must be larger. This can be avoided by using a power supply assembly comprising two or more power supply units connected in parallel. In that case, each individual power supply unit only needs to provide a relatively low power so that

the size of the individual components can be relatively small, which implies a reduction of costs. Also, an advantage would be that use could be made of low-power supply units which have already been developed and which have already proven themselves, without the need of developing a complete new high-power converter. Further, it is an advantage that low-power supply units can easily be manufactured, and that high-volume production facilities already exist.

A further advantage of using multiple power supply units connected in parallel is to be recognized in the fact that it is possible to generate an output current with a low ripple amplitude. Figure 1 illustrates a time graph of a typical power supply output current I , which successively rises (line 101) and falls (line 102) between an upper level I_H (line 103) and a lower level I_L (line 104). On a sufficiently large time scale, such current can be considered as being a constant current having a magnitude $I_{AV}=0.5 \cdot (I_H+I_L)$, and having a ripple amplitude $0.5 \cdot (I_H-I_L)$.

In principle, it would be possible to have each power supply unit of a power supply assembly operate completely independently from all the other power supply units. Then, however, it may happen that the units operate in phase, in which case the ripple amplitude of the overall output current of the power supply assembly is the summation of the individual output ripple amplitudes of the individual power supply units. A general aim of the present invention is to have the ripple as small as possible.

Further, a disadvantage of independently operating units is that subharmonics may be caused in the output current, i.e. signal variations having a frequency equal to the difference frequency of the switching of two units. A further aim of the present invention is to prevent such subharmonics as much as possible.

Therefore, it is preferred that the power supply units operate in synchronization, such that their output peaks are distributed evenly in time. Figure 2 is a graph illustrating this for a case of two power supply units, providing output currents I_1 and I_2 , respectively, in a 180° phase relationship with each other. It can easily be seen that, if the individual currents I_1 and I_2 have the same amplitude, and if the rate of increase dI/dt from the lower peak to the higher peak is equal to the rate of decrease dI/dt from the higher peak to the lower peak, the resulting current I_{total} is substantially constant, having no ripple or only a very small ripple. Even when said individual currents do not have ideal match, typically a reduction of the ripple amplitude is achieved anyway.

Generally, when N represents the number of power supply units, these units are ideally operating in a $360^\circ/N$ phase relationship with each other.

Operating power supply units in a power supply assembly such that they operate in synchronization but with shifted phases is indicated as "interleaved" operation. Interleaved operation relevant to the field of application considered here has already been proposed in the publication "interleaved converters based on hysteresis current control" by J.S. Batchvarov et al, 2000, I.E.E.E. 31st Annual Power Electronics Specialists Conference, page 655. In this proposal, relating to an assembly of two converter units, one of the converter units has the status of master whereas the other converter unit has the status of slave. The proposed control circuitry of this proposal is rather complicated.

10 SUMMARY OF THE INVENTION

It is a general objective of the present invention to provide an improved power supply assembly.

Especially, it is an important objective of the present invention to provide a power supply assembly comprising two or more power supply units operating in an interleaved manner, having a relatively simple control circuitry.

In an earlier, non-published patent application, the same inventor has proposed a power supply assembly wherein each power supply unit generates control signals for the next power supply unit in line, and receives control signals from the previous power supply unit in line. The last power supply unit generates control signals for the first power supply unit in line, so that the power supply units of the power supply assembly are arranged in a ring-configuration. The control signals are such that an interleaved operation is automatically assured. Particularly, the control signals are such that the switching frequency of a delayed supply unit is increased slightly, whereas the switching frequency of an advanced supply unit is decreased slightly. More particularly, the control signals generated by a power supply unit comprise ramping voltages which are to be added to reference voltages. Thus, it is automatically assured that the consecutive supply units have substantially the same phase difference with respect to their neighbours. Although this earlier solution operates satisfactorily, it has a disadvantage of increased complexity, i.e. increased number of components, as compared to a power supply assembly where the power supply units are running independently.

An important objective of the present invention is to provide a power supply assembly having the same advantageous features of this earlier proposal without having said disadvantage.

According to an important aspect of the present invention, the power supply units of the power supply assembly of the present invention are controlled by one common control device, which is capable of detecting the phase relationships of the individual power supply units, and which is designed to generate its control signals for the individual power supply units such that the switching frequency of a delayed supply unit is increased slightly, whereas the switching frequency of an advanced supply unit is decreased slightly.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other aspects, features and advantages of the present invention will be further explained by the following description of a preferred embodiment of a power supply assembly according to the present invention with reference to the drawings, in which same reference numerals indicate same or similar parts, and in which:

Figure 1 is a time graph schematically illustrating that an AC signal on a small time scale may result in a constant signal on a larger time scale;

Figure 2 is a time graph schematically illustrating that the ripple components of two signals added together may compensate each other;

Figure 3 is a block diagram schematically illustrating a power supply assembly;

Figure 4 is a block diagram schematically illustrating a power supply unit;

Figure 5 is a time graph schematically illustrating the operation of a window comparator;

Figures 6A and 6B are time graphs schematically illustrating the operation of a boundary generator;

Figure 7 is a block diagram schematically illustrating a possible embodiment of a window comparator and a gate driver;

Figure 8 is a time graph schematically showing the interrelationship of converter unit output signals in order to illustrate phase mismatch and compensating synchronisation;

Figure 9 is a block diagram schematically illustrating a detail of a power supply unit in accordance with the present invention;

Figure 10 is a block diagram schematically illustrating a power supply assembly in accordance with the present invention;

Figure 11 is a time graph schematically illustrating the operation of the power supply assembly of figure 10.

In the following, the present invention will be explained in detail for the case of a converter assembly, unless specified specifically. However, it is to be noted that this explanation is not intended to restrict the present invention to converters only; it is specifically noted that same or similar principles also apply to inverters, amplifiers, etc, as will be clear to persons skilled in the art.

Figure 3 is a block diagram schematically showing part of a converter assembly 1 comprising a plurality of converter units 10 connected in parallel. In the following, same components of the individual converter units will be indicated by the same reference numerals, distinguished by an index 1, 2, 3, etc. In figure 3, only three converter units 10₁, 10₂ and 10₃ are shown, but the assembly 1 can easily be extended by adding converter units. Further, the converter assembly 1 may comprise only two converter units, by taking one of the converter units away.

In the following explanation, it is assumed that the converter units 10 receive an input DC voltage V_{IN} and generate an output current I_{OUT}. Each converter unit 10_i has two input terminals 11_i and 12_i connected to voltage supply lines 2a and 2b, respectively, for receiving the input voltage V_{IN}, and an output terminal 13_i connected to an output line 3 for providing the output current I_{OUT,i}. Herein, i = 1, 2, 3 etc. The converter units 10 are connected in parallel, i.e. their respective first input terminals 11_i are all connected together to one voltage supply line 2a, their respective second input terminals 12_i are all connected together to one voltage supply line 2b, and their respective output terminals 13_i are all connected together to one output line 3, which is connected to a load L. The load current I_L can be written as the following formula:

$$I_L = \sum_{i=1}^N I_{OUT,i}$$

wherein N is an integer indicating the total number of converter units 10, N being 3 in the example of figure 3.

According to an important aspect of the present invention, each converter unit 10_i has a control input 14_i. Further, the assembly 1 comprises a control device 100 having a plurality of control outputs 134_i, each control output 134_i being coupled to a corresponding control input 14_i of a respective converter unit 10_i. Although it is possible that the control device 100 is implemented in hardware, the control device 100 preferably is implemented as a programmable device, for instance an EPLD.

It will be seen that the modular design of the converter assembly 1 can easily be amended by taking one of the converter units away. For instance, the converter unit 10₂ can be taken away, in which case control output 134₂ is not connected.

Also, the control assembly 1 can easily be extended by adding a further
5 converter unit 10_x (not shown in figure 3), in which case the control input 14_x of the added control unit 10_x is connected to a further control output 134_x.

The general design of converter units is known per se. A possible embodiment of a known converter unit, suitable to be used as basis for a converter unit of the present invention, will be described with reference to figure 4. The converter unit 10 of this example
10 comprises a half-bridge switching amplifier 60, the heart of which is formed by a pair of controlled switches 61 and 62, usually implemented as a pair of MOSFETS, connected in series between on the one hand the first input terminal 11 for connection to a high supply voltage level V_{HIGH} and on the other hand the second supply input terminal 12 for connection to a low supply voltage level V_{LOW} . The node A between these two controllable switches 61
15 and 62 connects to the output terminal 13 through a load inductor 64 connected in series. In figure 4, it is shown for this example that the load L connected to output terminal 13 can be a voltage source, for instance a chargeable battery or, as shown, standard mains. In such case, the voltage at output terminal 13 is constant, as determined by the mains. Typically, a filter capacitor 63 is connected in parallel to the output 13.

20 The controllable switches 61 and 62 have their control terminals connected to control outputs 52 and 53, respectively, of a gate driver 50. The gate driver 50 is designed to operate in two possible operative states.

- In a first operative state, the gate driver 50 generates its control signals for the controllable switches 61 and 62 such that the first switch 61 is in its conductive state
25 while the second switch 62 is in its non-conductive state.
- In a second operative state, the gate driver 50 generates its control signals for the controllable switches 61 and 62 such that the second switch 62 is in its conductive state while the first switch 61 is in its non-conductive state.

The gate driver 50 is further designed to prevent the controllable switches 61
30 and 62 from conducting simultaneously at any time. Further, the gate driver 50 is designed to assure that predefined maximum on times and/or maximum off times are respected.

Thus, in the first operative state, the node A is connected to the high supply voltage level V_{HIGH} , and a current I_H is generated between first supply input terminal 11 and output terminal 13. Filtered by the inductor 64, and depending on the voltage level at the

output terminal 13 in relation to the high supply voltage level V_{HIGH} , this typically leads to a rising output current I_{OUT} , indicated by lines 65a and 65b in figure 5. In the second operative state, the node A is connected to the low supply voltage V_{LOW} , and a current I_L is generated between second supply input terminal 12 and output terminal 13. Filtered by the inductor 64,
5 this typically leads to a decreasing output current I_{OUT} , indicated by the lines 66a and 66b in figure 5.

It is noted that in the setup shown in figure 4, the output current I_{OUT} is capable of passing zero and change direction. It is also possible to operate the driver 50 such that the output current I_{OUT} is always positive or negative, i.e. does not change direction. In
10 that case, one of the switches may always be kept OFF, or may be replaced by a non-controllable switch, or may even be replaced by a diode. Referring to figure 4, assume that the current is positive (i.e. flowing from the first supply input terminal 11 to the output terminal 13), and that first switch 61 is in its conductive state while the second switch 62 is in its non-conductive state. Then, the current magnitude will increase (line 65b in figure 5).
15 When the first switch 61 is now switched to its non-conductive state, while the second switch 62 remains in its non-conductive state, a positive current with decreasing magnitude flows from the second supply input terminal 12 to the output terminal 13 via the diode of switch 62. It will be clear that the same effect is achieved if the second switch 62 is replaced by a diode. It will also be clear that the same effect is achieved more efficiently if the second switch 62 is
20 switched to its conductive state.

The output current I_{OUT} is measured, for instance by an output current sensor 67, which generates a signal S_M indicating the measured output current, which is provided to a measured signal input 36 of a window comparator 30.

The window comparator 30 has a first input 32 receiving a first boundary input
25 signal S_{BH} , and a second input 33 receiving a second boundary input signal S_{BL} , wherein the first boundary level S_{BH} is higher than the second boundary level S_{BL} . In the following, these two boundary levels will be indicated as high boundary level S_{BH} and low boundary level S_{BL} , respectively.

The window comparator 30 compares the measured signal S_M with the two
30 boundary levels S_{BH} and S_{BL} received at its first and second input 32 and 33, respectively. It is noted that, in order for the window comparator 30 to be able to compare the measured output signal S_M with the boundary levels S_{BH} and S_{BL} , the measured output signal S_M should have the same dimension as the boundary levels, i.e. they should all be current signals or voltage signals. Therefore, if for instance the boundary levels S_{BH} and S_{BL} are defined as

signals in the voltage domain, the output sensor 67 should provide its output signal S_M as a signal in the voltage domain, too.

With reference to figure 5, the operation is as follows. Assume that the measured output current I_{OUT} is within the window defined by the boundaries S_{BH} and S_{BL} , and that the gate driver 50 is in the first operative state such that the output current I_{OUT} is rising, as indicated by line 65a in figure 5. This situation continues, until at time t_1 the measured output signal S_M becomes equal to the high boundary level S_{BH} . At that moment, the window comparator 30 generates its output signal for the gate driver 50 such that the gate driver 50 switches to its second operative state. As a consequence, the output current I_{OUT} decreases, as indicated by the line 66a in figure 5.

This situation continues, until at time t_2 the lower boundary level S_{BL} is reached. Now the window comparator 30 generates its output signal for the gate driver 50 such that the gate driver 50 again switches its operative state, i.e. enters the first operative state again, such that the output current I_{OUT} is rising again, indicated by line 65b in figure 5.

On a time scale larger than the period of the output current I_{OUT} , the output current I_{OUT} has an average value $I_{OUT,AV}$ approximately corresponding to $0.5 \cdot (S_{BH} + S_{BL})$, although the exact value of $I_{OUT,AV}$ will depend on the nature of the load.

In a known converter unit, the window comparator 30 has its inputs 32 and 33 connected to outputs 22 and 23, respectively, of a boundary generator 20, which has an input 21 coupled to target input 16 of the converter unit 10. The boundary generator 20 is designed to generate the high boundary level signal S_{BH} and the low boundary level signal S_{BL} at its outputs 22 and 23, respectively, on the basis of the target signal S_{TARGET} received at its input 21. This can be done in several ways. In a first exemplary embodiment, illustrated in figure 6A, the boundary generator 20 is adapted to generate its output signals according to the formulas

$$S_{BH} = S_{TARGET} + S_1; S_{BL} = S_{TARGET} - S_2$$

wherein S_1 and S_2 are constant values which may be equal to each other. Thus, in this example, the window boundaries S_{BH} and S_{BL} follow the shape of the target signal S_{TARGET} , as illustrated in figure 6A. This figure also shows the resulting wave form of output current I_{OUT} . It will be seen that the average value $I_{OUT,AV}$ is substantially equal to the target signal S_{TARGET} .

In another exemplary embodiment, illustrated in figure 6B, the boundary generator 20 assures that the high boundary level S_{BH} is always positive and that the low boundary S_{BL} is always negative. As long as the target signal S_{TARGET} is above zero, the

lower boundary level S_{BL} has a constant value S_{2C} below zero while the high boundary level S_{BH} is chosen such that the average of S_{1C} and S_{2C} corresponds to the target signal S_{TARGET} . When the target signal S_{TARGET} is negative, the opposite is true, i.e. the high boundary level S_{BH} has a constant positive value S_{1C} while the low boundary level S_{BL} has a value S_{2C} selected such that the average of S_{2C} and S_{1C} corresponds to the target signal S_{TARGET} . In this case, too, the average value $I_{OUT,AV}$ of the output current I_{OUT} will substantially correspond to the target signal S_{TARGET} .

Figure 7 is a block diagram schematically illustrating a possible embodiment of a window comparator 30 and gate driver 50. In this embodiment, the window comparator 30 comprises a first voltage comparator 37 and a second voltage comparator 38, while the gate driver 50 comprises an RS flipflop 57. The first comparator 37 has an inverting input coupled to the first input 32 of the window comparator 30, has a non-inverting input coupled to the measured signal input 36 of the window comparator 30, and has an output coupled to the R-input of the RS flipflop 57. The second comparator 38 has a non-inverting input coupled to the second input 33 of the window comparator 30, has an inverting input coupled to the measured signal input 36 of the window comparator 30, and has an output coupled to the S-input of the RS flipflop 57. The Q-output of the RS flipflop 57 provides the drive signal for the first switch 61, while the \bar{Q} -output of the RS flipflop 57 provides the drive signal for the second switch 62.

The above description describes the operation of an independent converter unit 10. As such, the description given above can be considered as prior art. Now, the cooperation of a plurality of converter units in a converter assembly will be discussed with reference to figure 8, which is a timing diagram illustrating, by way of example, the output signal of two converter units as a function of time. As in figure 5, horizontal lines S_{BH} and S_{BL} indicate boundary levels, now for both converter units. Curve 111 indicates the first output signal of a first converter unit. The first output signal starts to rise at time t_0 , rises to meet the high boundary level S_{BH} at time t_1 , then falls to meet the low boundary level S_{BL} at time t_2 . Again, first output signal rises to meet the high boundary level S_{BH} at time t_3 , then falls to meet the low boundary level S_{BL} at time t_4 . The basic period P of this signal is $P = |t_2 - t_0|$.

Dashed curve 112 indicates the timing of the second output signal of a second converter unit in an ideal case, when the first and second output signals have exactly opposite phases, or a phase difference of 180° : in that case, the summation of these two signals will have a ripple as low as possible. In this ideal timing, the second output signal of the second

converter unit has a lowest peak at time t_5 between t_0 and t_2 , and has a highest peak at time t_6 between t_1 and t_3 .

Assume that the said second output signal of a second converter unit is delayed with respect to said ideal case, the delayed situation being illustrated by curve 113. It can be seen that the said second output signal 113 meets the low boundary level S_{BL} at a time $t_7 = t_5 + \Delta t_5$.

In the inventor's earlier proposal, a remedy for this situation is given by adding a sloping signal to the boundary levels; in the present invention, a different approach is taken.

In order for the converter unit 10 to be able to be applied in a converter assembly 1 according to the invention, as illustrated in figure 3, the converter unit 10 has a control input 14, coupled to a control input 31 of the window comparator 30, as illustrated in the partial drawing of figure 9. The control device 100 is designed to generate at its corresponding control output 134_i a synchronisation control output signal $S_{C,OUT}$, in a manner as will be explained later. The window comparator 30 of the converter unit 10 is designed to generate its output signal for the gate driver 50 in response to the synchronisation control output signal $S_{C,OUT}$, in such a way that the synchronisation control output signal $S_{C,OUT}$ takes precedence over the fact whether or not the unit output signal has reached one of the boundary levels or not.

According to the present invention, the control device 100 monitors the relative timing of the output signals of the converter units and, in the example of figure 8, finds that there is a timing difference Δt_5 between t_7 and t_5 . Based on this finding, the control device 100 may undertake one of the following two synchronisation control actions, but preferably undertakes both control actions.

In a first control action, the control device 100 generates the synchronisation control output signal $S_{C,OUT}(2)$ for the second converter unit such that the corresponding gate driver 50(2) switches from its first operative state to its second operative state at a time t_8 for which $t_8 - t_6 = \Delta t_6 < \Delta t_5$ applies, i.e. before the second converter unit output signal reaches the high boundary level S_{BH} , which was expected to happen at a time $t_9 = t_6 + \Delta t_5$ if no synchronisation control action would have been undertaken. This will decrease the phase difference or timing difference between the two converter unit output signals, as can be seen in figure 8 from the fact that downward sloping second output signal (curve portion 113a) is now earlier than (dashed) curve portion 113b, which illustrates the expected second converter unit output signal if no synchronisation control action would have been undertaken.

In a second control action, the control device 100 generates the synchronisation control output signal $S_{C,OUT}(1)$ for the first converter unit such that the corresponding gate driver 50(1) switches from its second operative state to its first operative state at a time t_{10} for which $t_{10}-t_2=\Delta t_{10}>0$ applies, i.e. after the first converter unit output signal has reached the low boundary level S_{BL} at time t_2 . This will decrease the phase difference or timing difference between the two converter unit output signals, as can be seen in figure 8 from the fact that upward sloping first output signal (curve portion 111a) is now later than (dashed) curve portion 111b, which illustrates the expected first converter unit output signal if no synchronisation control action would have been undertaken.

The control device 100 has some freedom in setting the advance $|t_9-t_8|$ and the delay $|t_{10}-t_2|$. It is noted that, after the synchronisation control actions illustrated in figure 9, the phase mismatch between the first and second control unit output signals is less than the phase mismatch without synchronisation control action. In principle, because the control device 100 obtains information on all switching moments, it is possible to exactly calculate the expected switching moments and the ideal switching moments, and it is possible for the control device 100 to generate its synchronisation control output signals $S_{C,OUT}(1)$ and/or $S_{C,OUT}(2)$ in such a way that the phase mismatch is compensated completely in one step. However, this is not necessary, and it may even involve the risk of overcompensation, which may lead to instability. Thus, preferably, the control device 100 is designed to generate its synchronisation control output signals $S_{C,OUT}(1)$ and/or $S_{C,OUT}(2)$ in such a way that the phase mismatch is reduced partly.

For instance, assume that the phase mismatch is to be compensated by adapting the synchronisation of the first converter unit output signal 111 only, by delaying its switching from t_2 to t_{10} . The necessary delay Δt_{10} can be calculated as

$$\Delta t_{10} = K \cdot (t_7 - (t_6 - \frac{1}{2}P))$$

wherein K is a constant factor depending on the wave shape of the respective first and second converter unit output signals. In the case of exactly triangular waveforms, the respective first and second converter unit output signals having mutually identical waveforms, K is equal to the duty cycle of the signals. Then, in a preferred embodiment, as explained above, the control device 100 is designed to generate its second synchronisation control output signal $S_{C,OUT}(2)$ in such a way that a delay Δt_{10} is obtained in accordance with the formula

$$\Delta t_{10} = K1 \cdot (t_7 - (t_6 - \frac{1}{2}P))$$

wherein $K1 < K$. For instance, $K1$ may be expressed as a predefined percentage of K : $K1 = \alpha \cdot K$, α being for instance 10%.

However, calculating Δt_7 in this way involves rather complicated multiplication procedures. Preferably, the delay Δt_{10} is calculated in accordance with the
5 formula

$$\Delta t_{10} = K2 \cdot (t_7 - (t_6 - \frac{1}{2}P))$$

wherein $K2$ is a predefined constant factor, which is defined such that it is smaller than the expected minimum value of the duty cycle K , which may depend on the operating conditions like minimum and maximum input and output voltages of the converter units.

10 Advantageously, $K2$ is equal to $1/2$ or $1/4$ or $1/8$ or $1/16$, etc, because division by 2, 4, 8, 16, etc can easily be implemented by a shift register or the like.

The respective control outputs 134i of the control device 100 may each be a single output, and the respective control output signals $S_{C,OUT}$ may each be a signal showing different values for indicating different commands.

15 For instance, the output signal $S_{C,OUT}$ may

- have a constant value at all times, for instance a value zero, as long as the switching moments are to be determined on the basis of the converter output signal reaching one of the boundary levels;
- show a signal pulse having a first characteristic at time t_8 in order to trigger switching
20 before the converter output signal reaches one of the boundary levels;
- and show a signal pulse having a second characteristic from time t_2 to time t_{10} in order to delay switching after the converter output signal has reached one of the boundary levels.

For instance, the first characteristic may be a first sign while the second
25 characteristic may be opposite sign. Alternatively, the pulses may have the same sign but different height. Alternatively, the pulses may have the same sign but different duration.

Alternatively, the first characteristic may be identical to the second characteristic, wherein the switching is always inhibited as long as the signal pulse is HIGH or LOW after the initial pulse edge (transition from zero to HIGH or from zero to LOW,
30 respectively) and wherein the switching is always triggered by the second edge of the pulse (returning from HIGH to zero or from LOW to zero, respectively).

It is also possible that the respective control outputs 134i of the control device 100 each are actually constituted by two lines, one line carrying a switching triggering signal and the other line carrying a switching inhibiting (delaying) signal.

Likewise, the control input 14 of a converter unit 10 may be a single input, or an input comprising two input lines, corresponding to the configuration of the control device 100, as will be clear to a person skilled in the art.

Figure 10 is a block diagram, comparable to figure 7, of the window
5 comparators and the gate drivers of an exemplary converter assembly which only comprises two converter units. In figure 10, the same reference numerals are used as in figure 7, supplemented by an index 1 or 2 to distinguish between the different converter units. The set signals from the second comparators 38₁ and 38₂, respectively, are indicated as S1 and S2, respectively, while the reset signals from the first comparators 37₁ and 37₂, respectively, are
10 indicated as R1 and R2, respectively. The control device 100 has inputs 121, 122, 123, 124 receiving said set and reset signals.

Figure 11 is a timing diagram, showing the set signals and the reset signals as a function of time in relation to the measured output signals SM1 and SM2, respectively. The first output signal SM1 reaches the high boundary level S_{BH} at times t11, t13, t15, leading to
15 reset pulses R1 which trigger a switch from upward sloping to downward sloping output signal SM1. The first output signal SM1 reaches the low boundary level S_{BL} at times t12, t14, t16, leading to set pulses S1 which trigger a switch from downward sloping to upward sloping output signal SM1.

Likewise, the second output signal SM2 reaches the high boundary level S_{BH}
20 at times t21, t23, t25, leading to reset pulses R2 which trigger a switch from upward sloping to downward sloping output signal SM2. The second output signal SM2 reaches the low boundary level S_{BL} at times t22, t24, t26, leading to set pulses S2 which trigger a switch from downward sloping to upward sloping output signal SM2.

Assume that the first output signal SM1 is initially lagging with respect to the
25 second output signal SM2. In the following, a description will be given of the operation of the control device 100 for compensating the delay of first output signal SM1 by delaying the second output signal SM2.

For synchronising the second converter unit, the control device 100 comprises a first timer function, implemented as an up/down-counter 231₂, which is triggered by the
30 reset signals R1 and R2. Assume that the counter value is zero. At time t21, the counter 231₂ starts to count up with a certain up-speed, triggered by second reset signal R2 of the second converter unit 10₂. At time t13, the counter 231₂ starts to count down with a certain down-speed substantially equal to the up-speed, triggered by first reset signal R1 of the first converter unit 10₁; the counter value at time t13 is a measure for the duration of the time

interval t_{21} - t_{13} . At time t_{23} , the second output signal SM2 reaches the high boundary level S_{BH} , but this happens too early so that, at this time t_{23} , the counter 231_2 still has a remaining counter value C_R larger than zero; this counter value C_R is a measure for the difference between the duration of the time interval t_{13} - t_{23} and the duration of the time interval t_{21} - t_{13} .

5 The control device 100 now inhibits the switching of second flipflop 57_2 , as illustrated by the second output signal SM2 continuing to slope upwards beyond the high boundary level S_{BH} at time t_{23} . To this end, the converter units 10_i each comprise a first AND gate 141_i coupled between the first voltage comparator 37_i and the reset input of the flipflop 57_i . The first AND gate 141_i [141_2] has one input receiving the reset signal R1 [R2]
10 from the first voltage comparator 37_i [37_2], and has its output coupled to the reset input of the flipflop 57_i [57_2]. The first AND gate 141_i [141_2] has a second input connected to a first synchronisation control output $134a_i$ [$134a_2$] of the control device 100.

 The control device 100 has a first delay signal generator 241_i , having its input coupled to the first counter 231_i , designed to generate a first delaying synchronisation control
15 signal $SCDH_i$ [$SCDH_2$], which is provided at the corresponding first synchronisation control outputs $134a_i$. The first delay signal generator 241_i is designed to generate its first delaying synchronisation control signal $SCDH_i$ [$SCDH_2$] as a LOW signal as long as the counter value of the corresponding counter 231_i differs from zero, and to make its first delaying
20 synchronisation control signal $SCDH_i$ [$SCDH_2$] HIGH as soon as the counter value of the corresponding counter 231_i becomes zero. Thus, the flipflop 57_2 of the second converter unit
 10_2 is reset only when the counter 231_2 reaches zero at time t_{31} .

 The second output signal SM2 now starts to slope downwards, but it takes until time t_{32} for the second output signal SM2 to drop below the high boundary level S_{BH} , at which time the output signal R2 from the first voltage comparator 37_2 of the second converter
25 unit 10_2 switches from HIGH to LOW. This event triggers the counter 231_2 again to start counting up.

 At time t_{23} , the control device 100 is designed to reduce the counter value by dividing the remaining counter value C_R by a predefined constant factor K_2 , as explained
earlier. The length of the delay, i.e. the duration of the time interval from t_{23} to t_{32} , is
30 determined by the counter value C_R/K_2 at time t_{23} and the down-counting speed of the counter.

 The above explains delaying the second converter unit with respect to the first. In order to delay the first converter unit with respect to the second, the first counter 231_i for

the first converter unit 10_1 is triggered by the first reset signal R1 to count up, and is triggered by the second reset signal R2 to count down.

The above explains delaying the second converter unit with respect to the first (and the first converter unit with respect to the second) at the moments in time when the corresponding output signals reach the corresponding high boundary level S_{BH} . It is also possible to delay the first [second] converter unit 10_1 [10_2] at the moments in time when the corresponding output signal reaches the corresponding low boundary level S_{BL} . To that end, the control device 100 has second up/down counters 232_i , which are triggered by the SET signals S1 and S2, and each converter unit 10_i has a second AND gate 142_i between the second voltage comparator 38_i and the set input of the corresponding flipflop 57_i . The second AND gate 142_1 [142_2] has one input receiving the set signal S1 [S2] from the second voltage comparator 38_1 [38_2], and has its output coupled to the set input of the flipflop 57_1 [57_2]. The second AND gate 142_1 [142_2] has a second input connected to a second synchronisation control output $134b_1$ [$134b_2$] of the control device 100.

The control device 100 has a second delay signal generator 242_i , having its input coupled to the second counter 232_i , designed to generate a second synchronisation delaying control signal $SCDL_i$, which is provided at the corresponding second synchronisation control outputs $134b_i$. The second delay signal generator 241_i is designed to generate its second delaying synchronisation control signal $SCDL_i$ as a LOW signal as long as the counter value of the corresponding counter 232_i differs from zero, and to make its second delaying synchronisation control signal $SCDL_i$ HIGH as soon as the counter value of the corresponding counter 232_i becomes zero. Thus, the flipflop 57_2 of the second converter unit 10_2 is set only when the counter 232_2 reaches zero.

Operation at the high boundary level S_{BL} is similar as operation in the case of delaying at the high boundary level S_{BH} , and a repeated explanation is omitted here.

With reference to figure 11, delaying one converter unit with respect to the other has been described in great detail. In a preferred embodiment, it is also possible to advance one converter unit with respect to the other. To that end, each converter unit 10_i can have a first OR gate 161_i coupled between the first AND gate 141_i and the reset input of the corresponding flipflop 57_i (for advancing at the moments in time when the corresponding output signal approaches the corresponding high boundary level S_{BH}), and/or a second OR gate 162_i coupled between the second AND gate 142_i and the set input of the corresponding flipflop 57_i (for advancing at the moments in time when the corresponding output signal approaches the corresponding low boundary level S_{BL}). The first OR gate 161_i has one input

receiving the output signal from the first AND gate 141_i , and has its output connected to the reset input of the flipflop 57_i . The second OR gate 162_i has one input receiving the output signal from the second AND gate 142_i , and has its output connected to the set input of the flipflop 57_i . The first and second OR gates 161_i and 162_i each have a second input coupled to
5 respective synchronisation control outputs $134c_i$ and $134d_i$ of the control device 100, where the control device 100 provides respective first and second advancing synchronisation control signals $SCAH_i$ and $SCAL_i$.

The control device 100 is designed to monitor the timing of the set and reset signals from the window comparators, and, when it finds that one converter unit is lagging
10 with respect to the other, to calculate a timing for an advancing synchronisation control signal $SCAH_i$ or $SCAL_i$ in the form of a HIGH pulse, which directly sets or resets the corresponding flipflop of the corresponding converter unit.

Alternatively, it is also possible that the converter assembly 1 only has the facility of advancing one converter unit with respect to the other, in which case the counters
15 and AND gates as described above can be omitted.

In the above, the gist of the invention has been explained for an exemplary embodiment of a converter assembly comprising exactly two converter units. The same gist applies in a case of a converter assembly comprising three or more converter units. In that case, the converter units can be indicated as 10_i , i ranging 1, 2, 3, 4, etc. The previous
20 discussion regarding converter units 10_1 and 10_2 applies to each consecutive pair of converter units 10_i and $10_{(i+1)}$.

In the case of only two converter units, a phase difference of 180° between the output currents of those two converter units is considered ideal, assuming that the two output currents have identical shape. Therefore, in the exemplary embodiment discussed with
25 respect to figures 10 and 11, the counter down-speed is selected equal to the counter up-speed, so that, in the steady state case, the duration of time interval t_{21} - t_{13} is substantially equal to the duration of time interval t_{13} - t_{23} . In an embodiment with N converter units, in the steady state case, assuming that all converter units in the converter assembly are substantially identical, the ideal phase difference between two neighbouring converter units is substantially
30 equal to $360^\circ/N$. This is achieved if the down-counting speed of each counter is equal to $(N-1)$ times its up-counting speed.

For determining whether a converter unit 10_i has a correct phase, its output signal may be compared with a predefined one of the other output signals. In that case, N comparisons are made, and all target phase differences are equal to $360^\circ/N$. It is, however,

also possible to take one converter unit 10_1 as a reference unit, and to compare the phases of all other converter units $10_{i(i \neq 1)}$ with the phase of this one converter unit 10_1 . In that case, $N-1$ comparisons are made, and all target phase differences are different.

It should be clear to a person skilled in the art that the resulting overall output current of the converter assembly, being the summation of all individual output currents of the individual converter units, will have only very small ripple amplitude.

Thus, the present invention succeeds in providing a switched mode power supply assembly, comprising at least two switched mode power supply units coupled to each other in parallel;

each power supply unit having an output stage capable of selectively operating in a first mode wherein its output signal is increasing and operating in a second mode wherein its output signal is decreasing;

a control device receiving mode switch control signals from all power supply units;

wherein the control device, if it finds that the actual phase relationship between two power supply units deviates from an optimal phase relationship, is designed to generate synchronising control signals for at least one power supply unit, effectively changing the timing of at least one mode switch moment, such that the deviation between the actual phase relationship and said optimal phase relationship is reduced.

It should be clear to a person skilled in the art that the present invention is not limited to the exemplary embodiments discussed above, but that several variations and modifications are possible within the protective scope of the invention as defined in the appending claims.

For instance, in the above, the present invention is explained for a converter having two controllable switches 61 and 62 connected in series. However, the present invention is not limited to devices having two controllable switches connected in series; it is sufficient if only one of said switches is controllable. For instance, with reference to figure 4, second switch 62 may be replaced by a (non-controllable) diode having its cathode directed to node A, or first switch 61 may be replaced by a (non-controllable) diode having its anode directed to node A (buck-type converter). Since converters of this type are known per se, while it will be clear to a person skilled in the art that the gist of the present invention also applies to converters of this type, it is not necessary here to discuss the operation of such converters in great detail. It is noted, however, that in such case the corresponding current is not hysteresis-controlled. For instance, in the case where second switch 62 is replaced by a

(non-controllable) diode having its cathode directed to node A, hysteresis control is only executed on the rising current becoming equal to the high-boundary level. A low boundary level for the dropping current is always zero. Detecting when the dropping current becomes equal to zero may be done in the manner described above, but can also be done in other ways
5 in this special case.

In the above, the present invention has been explained for an implementation in a half-bridge configuration. However, it should be clear to a person skilled in the art that the present invention can also be implemented in a full-bridge configuration.

In the above, the present invention has been explained with reference to block
10 diagrams, which illustrate functional blocks of the device according to the present invention. It is to be understood that one or more of these functional blocks may be implemented in hardware, where the function of such functional block is performed by individual hardware components, but it is also possible that one or more of these functional blocks are implemented in software, so that the function of such functional block is performed by one or
15 more program lines of a computer program or a programmable device such as a microprocessor, microcontroller, etc.

CLAIMS:

1. Switched mode power supply assembly (1) comprising at least two switched mode power supply units (10_i) coupled to each other in parallel;
each power supply unit (10_i) having an output stage (50_i, 60_i) capable of selectively operating in a first mode wherein its output signal (I_{OUT,i}) is increasing and
5 operating in a second mode wherein its output signal (I_{OUT,i}) is decreasing;
a control device (100) receiving mode switch control signals from all power supply units (10_i);
wherein the control device (100), if it finds that the actual phase relationship
between two power supply units deviates from an optimal phase relationship, is designed to
10 generate synchronising control signals for at least one power supply unit (10₂), effectively changing the timing of at least one mode switch moment, such that the deviation between the actual phase relationship and said optimal phase relationship is reduced.
2. Switched mode power supply assembly (1) comprising a plurality of at least
15 two switched mode power supply units (10_i) coupled to each other in parallel;
each power supply unit (10_i) having an output stage (50_i, 60_i) for generating an output signal (I_{OUT,i}), the output stage (50_i, 60_i) being capable of selectively operating in a first mode wherein the output signal (I_{OUT,i}) is increasing and operating in a second mode wherein the output signal (I_{OUT,i}) is decreasing;
20 each power supply unit (10_i) having mode switch control means (30_i) for generating a first mode switch control signal (R_i) controlling the output stage (50_i, 60_i) to switch from its first operating mode to its second operating mode, and for generating a second mode switch control signal (S_i) controlling the output stage (50_i, 60_i) to switch from its second operating mode to its first operating mode;
25 the switched mode power supply assembly (1) further comprising a control device (100) having inputs (121, 122, 123, 124) receiving the mode switch control signals from all power supply units (10_i);
wherein the control device (100) is designed to determine an optimal phase relationship between the phases of the mode switch control signals of one power supply unit

(10₂) and the phases of the mode switch control signals of at least one reference power supply unit (10₁);

wherein the control device (100) is designed to compare the phases of the mode switch control signals of said one power supply unit (10₂) with the phases of the mode switch control signals of said at least one reference power supply unit (10₁);

and wherein the control device (100), if it finds that the actual phase relationship deviates from said optimal phase relationship, is designed to generate synchronising control signals for said one power supply unit (10₂) and/or said at least one reference power supply unit (10₁), effectively changing the timing of at least one mode switch moment of said one power supply unit (10₂) and/or of said at least one reference power supply unit (10₁), respectively, such that the deviation between the actual phase relationship and said optimal phase relationship is reduced, in order to ensure interleaved operation of all units.

3. Switched mode power supply assembly (1) according to claim 2, wherein the control device (100), if it finds that said one power supply unit (10₂) is lagging with respect to said optimal phase relationship, is designed to generate a delaying synchronising control signal (SCDH₁, SC DL₁) for said at least one reference power supply unit (10₁), effectively delaying the timing of at least one mode switch moment of said at least one reference power supply unit (10₁).

4. Switched mode power supply assembly (1) according to claim 2, wherein the control device (100), if it finds that said one power supply unit (10₂) is lagging with respect to said optimal phase relationship, is designed to generate an advancing synchronising control signal (SCAH₂, SCAL₂) for said one power supply unit (10₂), effectively advancing the timing of at least one mode switch moment of said one power supply unit (10₂).

5. Switched mode power supply assembly (1) according to claim 2, wherein the control device (100), if it finds that said one power supply unit (10₂) is early with respect to said optimal phase relationship, is designed to generate a delaying synchronising control signal (SCDH₂, SC DL₂) for said one power supply unit (10₂), effectively delaying the timing of at least one mode switch moment of said one power supply unit (10₂).

6. Switched mode power supply assembly (1) according to claim 2, wherein the control device (100), if it finds that said one power supply unit (10₂) is early with respect to said optimal phase relationship, is designed to generate an advancing synchronising control signal (SCAH₁, SCAL₁) for said at least one reference power supply unit (10₁), effectively
5 advancing the timing of at least one mode switch moment of said at least one reference power supply unit (10₁).

7. Switched mode power supply assembly (1) according to claim 2, wherein the control device (100) is designed to generate its synchronising control signals such that the
10 phase mismatch is completely compensated in one step.

8. Switched mode power supply assembly (1) according to claim 2, wherein the control device (100) is designed to generate its synchronising control signals such that the phase mismatch is reduced by a predetermined constant factor K₂.

15

9. Switched mode power supply assembly (1) according to claim 2, wherein the control device (100) is designed to calculate a first time difference ($|t_{21}-t_{13}|$) between a first time (t₂₁) when the output signal (SM₂) of said one power supply unit (10₂) reaches a first boundary level (S_{BH}) and a second time (t₁₃) when the output signal (SM₁) of said at least
20 one reference power supply unit (10₁) reaches the same first boundary level (S_{BH});

wherein the control device (100) is designed to calculate a second time difference ($|t_{23}-t_{13}|$) between said second time (t₁₃) and a third time (t₂₃) when the output signal (SM₂) of said one power supply unit (10₂) reaches said first boundary level (S_{BH}) again;

25

wherein the control device (100) is designed to calculate the difference between said first time difference ($|t_{21}-t_{13}|$) and said second time difference ($|t_{23}-t_{13}|$);

wherein the control device (100) is designed to divide said calculated difference by a predetermined factor (K₂) to yield a delay time ($|t_{31}-t_{23}|$);

and wherein the control device (100) is designed to generate a delaying
30 synchronising control signal (SCDH₂) for said one power supply unit (10₂) such that said one power supply unit (10₂) switches its operating mode at a delayed switching time (t₃₁) calculated as the said third time (t₂₃) plus said delay time ($|t_{31}-t_{23}|$).

10. Switched mode power supply assembly (1) according to claim 2, wherein the output stage (50_i, 60_i) comprises at least one input (R; S) coupled to an output of an AND gate (141, 142), this AND gate (141, 142) having an input receiving a command signal (R1; S1) from the corresponding mode switch control means (30_i) and having another input
5 receiving a delaying synchronising control signal (SCDH1, SCDL1) from the control device (100).

11. Switched mode power supply assembly (1) according to claim 2, wherein the output stage (50_i, 60_i) comprises at least one input (R; S) coupled to an output of an OR gate
10 (161, 162), this OR gate (161, 162) having an input receiving a command signal (R1; S1) from the corresponding mode switch control means (30_i) and having another input receiving an advancing synchronising control signal (SCAH1, SCAL1) from the control device (100).

12. Switched mode power supply assembly (1) according to claim 2, wherein all
15 power supply units (10) are mutually identical.

13. Switched mode power supply assembly (1) according to claim 2, wherein each power supply unit (10_i) comprises a target signal input (16_i), all target signal inputs of all power supply units being connected in parallel to one common target signal source (S_{TARGET}).
20

14. Switched mode power supply assembly (1) according to claim 2, wherein each power supply unit (10_i) comprises a current output (13_i), all current outputs of all power supply units being connected in parallel to one common assembly output (3).

25 15. Switched mode power supply assembly (1) according to claim 2, wherein each power supply unit (10_i) comprises a first supply input (11_i) and a second supply input (12_i), all first supply inputs of all power supply units being connected in parallel to one common high voltage supply source (V_{HIGH}), and all second supply inputs of all power supply units being connected in parallel to one common low voltage supply source (V_{LOW}).
30

16. Switched mode power supply assembly (1) according to claim 2, wherein said signal generating means comprise:

two controllable switches (61, 62) coupled in series between a first supply input (11) and a second supply input (12), a node (A) between said switches being coupled to said module output (13);

5 a switch driver (50) having outputs (52, 53) coupled to control inputs of respective switches (61, 62), the switch driver (50) being capable of operating in a first operative state in which it generates its control output signals such that the second switch (62) is non-conductive while the first switch (61) is in its conductive state, and being capable of operating in a second operative state in which it generates its control output signals such that the first switch (61) is non-conductive while the second switch (62) is in its conductive state;

10 a window comparator (30) having a high boundary input (32) and a low boundary input (33), a control output (34) coupled to a control input (51) of said switch driver (50), and a measuring signal input (36) coupled to receive said measuring signal (S_M) from said current sensor (67);

15 wherein the window comparator (30) is adapted to generate a first control signal commanding said switch driver (50) to enter its first operative state when said falling measuring signal (S_M) becomes equal to the signal level (S_{BL}) at its low boundary input (33), and to generate a second control signal commanding said switch driver (50) to enter its second operative state when said rising measuring signal (S_M) becomes equal to the signal level (S_{BH}) at its high boundary input (32).

17. Switched mode power supply assembly (1) according to claim 2, wherein the mode switch control means (30_i) are designed for generating a first mode switch control signal (R_i) controlling the output stage ($50_i, 60_i$) to switch from its first operating mode to its second operating mode if the rising output signal ($I_{OUT,i}$) reaches a first boundary level (S_{BH}) and for generating a second mode switch control signal (S_i) controlling the output stage ($50_i, 60_i$) to switch from its second operating mode to its first operating mode if the falling output signal ($I_{OUT,i}$) reaches a second boundary level (S_{BL}).

30 18. Switched mode power supply assembly (1) according to any of the previous claims, wherein the power supply modules are implemented as DC/DC converter modules.

19. Switched mode power supply assembly (1) according to any of the previous claims, wherein the power supply modules are implemented as DC/AC inverter modules.

20. Solar cell assembly, comprising a boost converter for up-converting the output voltage of the solar cells, having its output voltage coupled to a DC/AC inverter, wherein either said boost converter or said inverter, or both, comprise a switched mode power supply assembly (1) according to any of the previous claims.
5

21. Driver for driving a lamp such as a gas discharge lamp, comprising a switched mode power supply assembly (1) according to any of the previous claims as a DC/AC inverter for generating supply current for the lamp.
10

22. Actuator for a motion control apparatus, comprising a switched mode power supply assembly (1) according to any of the previous claims.




FIG.1




FIG.2




FIG.3




FIG.4




FIG. 5




FIG. 6A




FIG. 6B




FIG.7




FIG.9




FIG.8




FIG.10




FIG.11

INTERNATIONAL SEARCH REPORT

International Application No
PCT/IB2004/052654

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H02M3/335 H02M3/28		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols) IPC 7 H02M		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, INSPEC, WPI Data, PAJ		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category ^o	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 130 561 A (ELLIOTT ET AL) 14 July 1992 (1992-07-14) column 1, lines 5-9 column 2, line 48 - column 3, line 8 figure 2	1-22
A	US 5 369 564 A (CHOI ET AL) 29 November 1994 (1994-11-29) column 1, lines 21-32 figure 3	1-22
A	US 6 031 747 A (ILIC ET AL) 29 February 2000 (2000-02-29) column 4, line 61 - column 5, line 15 figures 3,4	1-22
----- -/--		
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
^o Special categories of cited documents :		
<p>*A* document defining the general state of the art which is not considered to be of particular relevance</p> <p>*E* earlier document but published on or after the international filing date</p> <p>*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>*O* document referring to an oral disclosure, use, exhibition or other means</p> <p>*P* document published prior to the international filing date but later than the priority date claimed</p>		<p>*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>*&* document member of the same patent family</p>
Date of the actual completion of the international search 23 February 2005		Date of mailing of the international search report 03/03/2005
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer Roider, A

INTERNATIONAL SEARCH REPORT

Int. Application No
 PCT/JP2004/052654

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>US 5 508 903 A (ALEXNDROV ET AL) 16 April 1996 (1996-04-16) column 2, lines 45-54 figures 3A,B</p> <p style="text-align: center;">-----</p>	1-22
A	<p>BATCHVAROV J S ET AL: "Interleaved converters based on hysteresis current control" POWER ELECTRONICS SPECIALISTS CONFERENCE, 2000. PESC 00. 2000 IEEE 31ST ANNUAL 18-23 JUNE 2000, PISCATAWAY, NJ, USA, IEEE, vol. 2, 18 June 2000 (2000-06-18), pages 655-661, XP010518737 ISBN: 0-7803-5692-6 cited in the application pages 655-656</p> <p style="text-align: center;">-----</p>	1,2

INTERNATIONAL SEARCH REPORT

International Application No

PCT/JP2004/052654

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 5130561	A	14-07-1992	NONE		
US 5369564	A	29-11-1994	KR CN	134952 B1 1082265 A ,C	23-04-1998 16-02-1994
US 6031747	A	29-02-2000	US	6292933 B1	18-09-2001
US 5508903	A	16-04-1996	NONE		