

(19)  
(12)

(KR)  
(B1)

(51) 。 Int. Cl.<sup>7</sup>  
G11C 16/06

(45)  
(11)  
(24)

2004 12 16  
10-0461486  
2004 12 02

(21) 10-2001-0066693  
(22) 2001 10 29

(65)  
(43)

10-2002-0042749  
2002 06 07

(30) JP-P-2000-00330623 2000 10 30 (JP)

(73) 가 가 1 1 1

(72) 가 가 가 1가 가

가 가 가 1가 가

(74)

:

(54)

NAND EEPROM ,  
 $V_{read}$  ,  
 $V_{SG1}$  ,  $V_{SG2}$  , 가 . DINOR, AND, NOR 1 NAND , 가

1

, , 가 , , ,

1 1 NAND EEPROM .

- 2a NAND EEPROM
- 2b NAND EEPROM
- 3a NAND EEPROM
- 3b NAND EEPROM
- 4 NAND
- 5 1
- 6
- 7 3
- 8
- 9 2
- 10 DINOR EEPROM
- 11 AND EEPROM
- 12 NOR EEPROM
- 13 NOR EEPROM

가 (equivalent circuit)

, 2a A- A  
 , 2a B- B

가

(timing wave form diagram).

(flow diagram).

(threshold voltage distribution)

가

가

가

가

- 1 :
- 2 :
- 3 :
- 4 :
- 5 :
- 6 :
- 7 :
- 8 :
- 9 :
- 10 : SG1
- 11 : SG2

cell(Divided NOR cell), AND (AND cell), NAND (NAND cell), NOR (NOR cell), DINOR (electrically rewritable non-volatile semiconductor memory device) 가 EEPROM(Electrically Erasable Programmable Read Only Memory) 가 가 NAND EEPROM (memory cell) NAND NAND EEPROM (floating gate) NAND (control gate)가 (charge storage layer) MOSFET NAND (stacked gate structure) (source and drain) NAND EEPROM (matrix like) NAND (memory cell array)가 (bit line) p (p-well), p (p-type semiconductor substrate) NAND (common bit line) NAND (select gate) (select gate line) (control gate line(word line)) NAND EEPROM(NAND type EEPROM) (data program operation) NAND (bit line contact) 가 V<sub>pp</sub> (20V) 가(apply) (intermediate potential) V<sub>mw</sub> (10V) 가 가 0V V<sub>mb</sub> (8V) 가

0V, 0V (electron injection), (transmit) (threshold voltage) (+),  $V_{mb}$  (-), '0'

(data erase operation) NAND 0V,  $V_{pp}$  20V p (p) (discharge) (unselected block) 가 p (p) (data read operation) (-) (unselected control gate line)  $V_{read}$ , 0V, 가  $V_{read}$

, NAND EEPROM 가, 가, '0' 가, NA ND, 7 가, 가, 1 NAND 가 8 가  $V_{read}$  가  $V_{read}$  가 (channel), 2 (electric field intensity),  $V_{read}$  ing layer) 가, 가, 1 (breakdown) 가 (same wir

가, 가, DINOR, AND, NOR 가, NAND 가, 가, 1 가, 가, 1 가 (verify read operation), 1, 2, 1 가, 가, 2 1, 가, 1 가, 2 1 (column direction) BL (row direction) WL (CG) (data latch) (1), (sense amplifier) (2), (column decoder: 3), ADR (address buffer: 4), (row decoder: 5), I/O (data I/O buffer: 6), (substrate potential control circuit: 7)

operations) (1) (program and read  
(selected word line voltage generation circuit: 8) ,  
(unselected word line voltage generation circuit: 9) , (SG1 SG2)  
(10 11)

(3) (4) (bit line contr  
ol circuit: 2) (2) (6)  
(selected memory cell)

(5) (1) (potential)  
(7) (1)가 p (p (p-well)) 가  
(8) (unselected word line) 가

SG1 , SG1 (9) SG2 (11)  
SG2 가  
(2) (flip-flop)  
(sense operation), (verify read)

2 (a), 2 (b) (1) 1 NAND 가  
, 8 M1 M8 n + (n + source/drain diffusion l  
ayer) , 1 NAND NAND BL

S 1 S 2  
SG1 SG2  
(15 1 15 8)  
(17 1 17 8) ( 2 (a) ) ,  
, 2 (a) S1 S2 , (15

9, 17 9 15 10, 17 10)  
2 (a) A- A B- B 3 (a) 3 (b) . 3 (a) 3 (b)  
, p - (p - substrate: 12) (14) (15(15 1  
15 8))가 , , (interlayer insulating film: 16) (17(17

1 17 8))가 . n + (n + diffusion layer: 20(20 0  
20 10)) (15)  
(17) (16) , , .

, NAND (15) (17)  
가 p - (12) CVD (15 9, 17 9) (15 10, 17 10)가 . (17)  
(19) NAND (18) (19)

(17) (20 0) CG1 CG8  
(15 9, 17 9) WL (15 9, 17 9) (15  
10, 17 10) , SG1, SG2 .

(15 9, 17 9) (15 10, 17 10)  
, S1 S2 , (15 9 15 10)

, (thermal oxid  
e formation process)) ( 3 (b)  
14)

, (impurity ions)  
(17 1) (17 9) ) , 가  
(implantation condition) 가 (process condition) 가

(17 1) (17 9) 가 , NAND  
S1, S2 , S1, S2

NAND (matrix like) (1) 가 4 . 4 ,  
V s , CG1 CG8) (1) m BL 1 BL m  
( , SG1, SG2 NAND (NAND cell group)

1 1

< 1 >

(timing wave form diagram) . 5 , 1 , NAND 8  
 CG1 CG8 , CG2가 , 7

5 , 4 (selected memory cell) CG1, CG3 CG8 (voltage  
 CG2, (unselected memory cell) SG1, SG2  
 wave form), CG2 0V CG1, CG3 CG8  
 (read voltage)  $V_{read}$  가 SG1, SG2 (select gate  
 voltage)  $V_{sg1}$ ,  $V_{sg2}$  가 (unselected block) CG1 CG8 S  
 G1, SG2 0V , CG1 CG8 가 (inhibit) .  
 2 , BL SG1, SG2 0V (cell-source) . p (cell-p-well)  
 NAND (selected NAND cell) BL 0V  $V_{cc}$  (precharge) , BL  
 (discharge current)

'1' 가 , (+) , .  
 . p 0V , CG2가 0V , BL  
 $V_{cc}$  .  
 p 0V , CG2가 0V , BL (-) , .  
 NAND 0V  $V_{cc}$

5 1 CG1 CG3 CG8  $V_{read}$  가, SG1, SG2 ,  $V_r$   
 ead  $V_{sg1}$ ,  $V_{read}$   $V_{sg2}$  , 5  $V_{read} > V_{sg1}$ ,  $V_{read} > V_{sg2}$  가

1 NAND 가 , '0' 가 ,  
 NAND 가 8 , 7 NAND  
 1 7  $V_{read}$  ,  
 $V_{read}$  , CG1 CG3 CG8 , SG1, SG2가, 가

2 , , 가 , ,  
 $V_{read}$  2 , , 가 , ,  
 가 ) ( 3  
 (a) 15<sub>9</sub>, 15<sub>10</sub> ) (  $V_{sg1} = V_{sg2} = V_{read}$  ) 1 (electr  
 ic field intensity)가 가 ( 3 (b) 14 )

( 2 (a) 17<sub>1</sub> ) ( 2 (a) 17<sub>9</sub> ) , 가  
 (process condition) , (shrinkage)가 (17<sub>1</sub>) (17<sub>9</sub>) 가 가  
 , NAND (  $V_{sg1}$ ,  $V_{sg2}$  , '0' ) 가 , (  $V_{re}$   
 ad ) , NAND 가 , NAND 가 ,  
 NAND 가 , 2 ,  
 , 1 , ,  
 가 가 , ( 5  
 $V_{read}$  ) . ,  $V_{read} > V_{sg1}$ ,  $V_{read} > V_{sg2}$

가 ,  
 5 ,  
 SG1 SG2 ,  
 SG1 SG2 ,  
 가 ,  
 ,  $V_{sg1} = V_{sg2}$  ,  
 ,  $V_{sg1}$   $V_{sg2}$  ,  
 CG2 0V 가 가 ,  
 < 2 > , 1 , 2 , 1  
 , 2 SG1  $V_{sg1}$  SG2  $V_{sg2}$   
 NAND , NAND , '0'  
 가 , , 가 NA  
 ND , , (potential difference)가  
 ,  $V_s$  가 0V , BL BL (+)  
 , , S1 NAND  
 , S2 SG2 1V  
 , S2 SG2  $V_{sg2}$  가 3V  
 , SG1  $V_{sg1}$  4V 가 ,  
 ,  $V_{sg1} > V_{sg2}$  , 1  
 ,  $V_{sg1} > V_{read} > V_{sg2}$  ,  $V_{sg1} > V_{sg2} > V_{read}$  ,  $V_{read} > V_{sg1} > V_{sg2}$  ,  
 < 3 > , 7 3 , 7 3  
 , CG1, CG3 CG8  $V_{read}$  ,  
 ,  $V_{sg1} > V_{sg2} > V_{read}$  ,  
 , 7 CG2  
 $V_{sg}$  (+) ,  $V_{read}$   $V_{sg1}$  ,  $V_{read}$   $V_{sg2}$  , 1, 2 가  
 , (+) , (progr  
 7 am verify read operation) . 8 (data program operation)  
 , S1 (20V ) 가 , S2  
 , (read margin) 0V ('1' ) (+)  
 , (+) , 7 0V , CG2  $V_{cg}$   
 , 1 (+) , 1 3  
 , 1 1 (multi-level memory)  
 1 4  $V_t$  9 1 2  
 , 7 0V ,  $V_{cg2}$  ,  $V_{cg3}$  (+)  
 $V_{cg}$   $V_{cg2}$  ,  $V_{cg3}$  ,  
 , 가 , '0' '1' 0V 1V 2V 1V 2  
 $V$  1 3 , 3 , 1 3  
 , 1, 3 ,  $V_{read} < V_{sg1}$   $V_{read} < V_{sg2}$  가 가  
 , '0' 가 NAND NAND  
 8 가

가 , 가 가 .  
 $V_{read} < V_{sg1}$  ,  $V_{read} < V_{sg2}$   
 1 3 , 1 NAND 가 8 , 2, 4, 16, 32, 64 1 3  
 가 , NAND , S1, S2 1  
 < 4 >  
 , 10 4 , 1 3 NAND  
 EEPROM DINOR EEPROM , DINOR EEPROM  
 IEDM Tech. Digest, 1992, pp. 599-602  
 10 DINOR EEPROM  
 (main bit line) D0 Dn , (local bit line) LB  
 가 (common source line) , DINOR  
 , 가,  
 ST , 32 WL0 WL31 , 가  
 10 DINOR EEPROM , WL0 WL31 D0 Dn , DINOR ST EEPROM  
 , 가 ,  $V_r$   
 ead  $V_{cc}$  , (discharge current) ,  
 가 ,  
 , 1 3 NAND EEPROM ST  $V_{st}$  SG1  $V_{sg1}$   $V_{read}$   
 < 5 >  
 , 11 5 5 1 3 NAND IEDM  
 EEPROM AND EEPROM . AND EEPROM  
 Tech. Digest, 1992, pp. 991-993  
 11 AND EEPROM , 2  
 가 , 10 DINOR EEPROM 가  
 AND EEPROM , D0 Dn ST1, ST2  
 ,  $V_{cc}$  , 1 ( ,  
 first select transistor), (selected memory cell),  
 2 (second select transistor) ,  
 , 가  
 , 1 ST1  $V_{st1}$  , 2  
 (selected word line)  $V_{read}$  ,  
 1 3 ST2 NAND EEPROM SG1  $V_{sg1}$  , SG  
 2  $V_{sg2}$  ,  $V_{read}$  가 .  
 < 6 >  
 , 12, 13 6 , 1 3  
 NAND EEPROM NOR EEPROM .  
 12 NOR EEPROM BL0  
 BLn ,  
 1 , NOR , 1  
 , 가,  
 ST , , 가,  
 WL ,

12 NOR EEPROM , BLn ST , WL , BL0 . NO  
R EEPROM , V<sub>read</sub> , V<sub>cc</sub> , 가 ,  
, 1 3 NAND EEPROM ST V<sub>st</sub> SG1 V<sub>sg1</sub> V<sub>read</sub>  
13 NOR EEPROM , , 12 NOR EEPROM 가  
13 NOR EEPROM , 1 3 NAND EEPROM ST V<sub>st</sub> SG2  
V<sub>sg2</sub> V<sub>read</sub> , 1 3 NAND EEPROM 가  
, , S1 , , 1, 3 NAND EEPROM  
, 가 S2 1  
, V<sub>read</sub> , 4 6 SG1, SG2 V<sub>sg1</sub>, V<sub>sg2</sub> V<sub>sg1</sub>, V<sub>sg2</sub>  
, V<sub>read</sub> , SG1, SG2 V<sub>sg1</sub>, V<sub>sg2</sub> V<sub>sg1</sub>, V<sub>sg2</sub>  
, , 가 , ,

(57)

1. 1 , 1 가 가 , , 1 가 ,
2. 1 2 , , 1 2 , 1 2 , 2 , 2 ,
3. 2 , 1, 2 ,
4. 1 ,



4 **5.**

, ,  
, ,  
1 2 ,  
1 , 2 1 , 2 ,  
1, 2 2

5 **6.**

, ,  
1, 2

1 **7.**

, ,  
, , , ,

7 **8.**

, ,  
, ,  
1 2 ,  
1 , 2 1 , 2 ,  
1, 2 2

8 **9.**

, ,  
1, 2

1 **10.**

, ,  
, ,

10 **11.**

, ,  
, ,  
1 2 ,  
1 , 2 1 , 2 ,  
1, 2 2

11 **12.**

, ,



19

,

,

,

1

2

,

1

,

1

,

2

2

,

1, 2

**21.**

20

1, 2

**22.**

13

1, 2

,

1, 2

**23.**

22

,

,

,

1

2

,

1

,

1

,

2

2

,

1, 2


**24.**

23


1, 2




.

1




2a






4




5

선택 블록내




비선택 블록내




6

선택 블록내




비선택 블록내




7


선택 블록내




비선택 블록내



8




9







10



11



12



13

