




(stuck on)"

(stuck on)"



가 (metal programmable logic) 가

(" ICs" )

가 (routing) 가 (c

conductor track)

IC가

at the most severe end of the spectrum of revisions), (content)

(timing)

(signal routing)  
(a selection of buffer circuit elements)  
(decoupling a

nd/or coupling)

(fix)

(conductor routing)

가 (identification) (" ID" )  
ID 가 ID  
n) IC " (plugged into)" (system on a chip design  
ID 가

ID (a different ID code)

가 ID 가

가 (metal programmable logic) . 가 IC  
가 ID 가

가 (flip - flops) IC (built - in circuitry) .  
an testing) (boundary scan circuits) (boundary scan (m  
onitoring) 가 가

가 (metal selectable logic) " (deselected)"  
- IC , (cell) (logic path)  
, - 가 가 가 (a logic cell)  
가 , 가 가 (node)

가 (a failure mode) (premat  
ure failure of neighboring gates) (malfunctioning of the integrated circuit)  
(hot spots) 가 " (stuck on)"

가 , IC 가  
가 가  
, 가 (extra circuitry) 가 ,  
가 , 가 (die area) , 가

가 가 가 가 가  
가 가 가 가 가  
가 1 2 가 가  
(a metal - programmable logic cell) 가  
가



9 (a scan test circuit) 가 IC .

1 (a plurality of circuit modules)(101,103,105) 가 IC(100) .  
 ID (a corresponding module ID circuit)(101) 가 (107)  
 ID IC IC

2 (200<sub>1</sub> 200<sub>n</sub>) 가 ID (101A) (205<sub>1</sub> 205<sub>2</sub>)  
 05n), 1 (201<sub>1</sub> 201<sub>n</sub>), 2 (203<sub>1</sub> 203<sub>n</sub>) (207<sub>1</sub> 207<sub>n</sub>)  
 (inverter) (207) (identification code) (205)  
 가 " 0" (205) 가 , ID , n = 5  
 (0 0 0 0 0) (bridging conductor)(209<sub>1</sub>) (bypass)  
 2 (201<sub>1</sub>) (201<sub>1</sub>) (200<sub>5</sub>)  
 1 (209<sub>5</sub>) , 2 1 5  
 (1 0 0 0 1) , 32 ID  
 32 , ID

1 ID 가 , ID 가 , IC ID  
 가 IC ID 가 , IC ID

(signal routing) , (a source of potential) ,  
 (conductor tracks)  
 (conductor layers)  
 (silicon dioxide)

3a 1 2 가 (200<sub>1</sub>) 1 2  
 (supply rails) Vdd Vss (main current channels) 가  
 1 2 CMOS INV1 S1 1 Vss ,  
 D1 S2가 2 Vss NMOS T2 D2 PMOS  
 T1 가 IN 1 IN1 1 2 T1 T2 G1  
 G2 1 OUT1 2 IN2 2 T2 1  
 3 4 IN (o  
 logic high) , 1 OUT1 (logic low) , T1 (o  
 ff) ( ) T2 (on) ( )가 , OUT1 Vss  
 가 IN2가 , T4 T3  
 , OUT2 1 Vdd , 2 OUT2 OUT  
 ID , (sale)  
 , 1 OUT1 , OUT1 OUT2 2 IN2  
 3b , OUT1 OUT2

4a 3a CMOS (labeling) (label) 3a 가  
 CG2 가 1 2 Vdd Vss (301,303) CG1 가 3 4 1  
 " V" IN  
 CG1 GC1 (305) (307) D1, D  
 2 (309') 3 4 (308) (307) CG2 GC2 4b 1  
 OUT1 GC2 2 OUT INV2 (308)가  
 4a  
 OUT2 (309')  
 1 OUT1 (307)  
 (307,308,309') (in a higher m  
 etal layer)

OUT2가 가 IN1 T3 T4 2 OUT1 T3, T4 D3, D  
 가 4가 Vss Vdd 가  
 (scan chain) 가 T3 가 (h  
 ot spot)

5a 1 2  
 INV2 가 IN IN2 T1, T2 D1, D2 (stuck on)"  
 가 T1, T2 T1, T2  
 가 가 T1, T2 6a (311)  
 GC1 GC2 T1, T2

5b (inverting output) OUT1 5a 5b  
 3 4 D3, D4 가 가 6b

7a, 7b 가 7a AND  
 (300) NAND (350) AND (300) PMOS  
 T15 NMOS T16 (403) AND (300) ( ) (401)  
 T15, T16 ( ) 가 T14 ( ) T13

T12, T13 PMOS T11, T12 . AND (300) 1 IN1  
 2 IN2 T11 T14

AND NAND , ,  
 T15, T16 AND (300) N  
 AND (350) 7b (403) (405)  
 , AND (401) 7b (401')  
 (401') (non - selected inverte  
 r drain transistor) T15, T16 Vdd Vss 가 ."  
 (struc on)" (201)  
 가 (401) (403)  
 (401) , " (stuck on)"

8a 8b 7a,b AND NAND . 7a, 7b  
 가 .  
 8a , (401) (401a,401b) T15, T16 D15, D1  
 6 . AND (300) (401) . AND NAND  
 , IC 가 , A  
 ND (300)가 , (401)가  
 401a, 401b가 ,  
 7b (305) 가 , (409) (409a) 가 ,  
 D11, D12, D13

9 (300/350) (500)  
 (501) IN , (503) OUT  
 AND (401) 7a , (scan path)  
 OUT T15/T16 , NAND ,  
 T15/T16 7b , OUT (403) " (stuck on)"  
 가 ,

IC , 가

IC

/

, CMOS BiCMOS

가 , 가  
가 ,

가

가

(57)

1.

가 (a metal - programmable logic cell) 가 (s  
 - (a logic path of the cell) 1  
 elect) (deselect) (conductor routing paths)  
 2 가 - ,  
 가 (decoupling)  
 (a main current path) 가

2.

1 ,  
 1 (buffer) , 1 (a first inverter)  
 , 1 2 2  
 2 , ( ) 2 1  
 , ( ) 1 2 1

3.

2 ,  
 1 가 PMOS  
 NMOS , 2 ,

4.



1 ,

1 AND , 2 NAND

5.

4 ,

가 , 1  
, 2

6.

5 ,

1 PMOS NMOS  
, 2

7.

1 2 (Vdd,Vss) ,

(IN) (OUT) ,  
(INV1) , (INV2)

(a main current path) 가 , (stuck) 가 ( 5b)  
1 2 -

8.

7 ,

(a scan test circuit)

9.

7 ,

NMOS

가 , PMOS NMOS  
가 PMOS

10.

7 ,  
1 2 가 , 1 2  
가 , 가

11.

1 2 ,  
(spatial array)  
가 , 1 2 ( ) 1 1 가 , 2  
가 , 1 2 ( ) 1 , 2  
1 2 가

12.

11 ,  
S 1 , PMOS NMOS 가 , 2 1 2 PMOS NMO  
(main current paths) , PMOS NMOS  
NMOS PMOS

13.

11 ,  
1 , 2 .

14.

13 ,


1 2 ID

15.

11


1 AND , 2 NAND

1




↻  
100

2




101A

3a




3b




4a

LOGIC 0 -> REGISTER 0




4b

LOGIC $\emptyset$ ->REGISTER 1






5a




5b




6a

LOGICØ -> REGISTER 1




6b

LOGICØ → REGISTER 1




7a

## 2 INPUT AND




7b



8a

### 2 INPUT AND



8b

# 2 INPUT NAND

