(12) STANDARD PATENT (19) AUSTRALIAN PATENT OFFICE

(11) Application No. AU 2003232883 B2

(54)	Title High density 3-D integrated circuit package		
(51)	International Patent Classification(s)H05K 7/02 (2006.01)H01L 25/07 (2006.01)H01L 23/02 (2006.01)H01L 25/10 (2006.01)H01L 23/06 (2006.01)H01L 25/18 (2006.01)H01L 25/04 (2006.01)H05K 1/14 (2006.01)H01L 25/065 (2006.01)		
(21)	Application No: 2003232883 (22) Date of Filing: 2003.01.22		
(87)	WIPO No: WO03/069969		
(30)	Priority Data		
(31)	Number(32)Date(33)Country10/054,3742002.01.22US		
(43) (43) (44)	Publication Date:2003.09.04Publication Journal Date:2003.10.02Accepted Journal Date:2006.07.13		
(71)	Applicant(s) Honeywell International Inc.		
(72)	Inventor(s) Rau, James R;Sullivan, Gerard J;Hughes, A James;Adkins, Larry R		
(74)	Agent / Attorney Davies Collison Cave, 1 Nicholson Street, MELBOURNE, VIC, 3000		
(56)	Related Art US 5834339 US 5276590 US 3614541 US 3631325 US 4214292 US 4764846 US 4502098 US 5943213		

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



PCT

(43) International Publication Date 21 August 2003 (21.08.2003)

H01L 25/065, (51) International Patent Classification7: 25/04. H05K 7/02. 1/14

(21) International Application Number: PCT/US2003/001910

(22) International Filing Date: 22 January 2003 (22.01.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 10/054.374 22 January 2002 (22.01.2002) US

- (71) Applicant: HONEYWELL INTERNATIONAL INC. [US/US]; 101 Columbia Road, P.O. Box 2245, Morristown, NJ 07960 (US).
- (72) Inventors: SULLIVAN, Gerard, J.; 3879 Calle Loma Vista, Newburry Park, CA 91320 (US). HUGHES, A., James; 1752 Lance Drive, Tustin, CA 92780 (US). AD-KINS, Larry, R.; 17652 Wellington Ave., Tustin, CA 92780 (US). RAU, James, R. (deceased).
- (74) Agents: CRISS, Roger, H. et al.; Honeywell International Inc., 101 Columbia Road, P.O. Box 2245, Morristown, NJ 07960 (US).

(10) International Publication Number WO 2003/069969 A3

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, IT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(88) Date of publication of the international search report: 13 May 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: HIGH DENSITY 3-D INTEGRATED CIRCUIT PACKAGE



(57) Abstract: A slotted file is created by connecting two side walls and a back wall. The side walls have etched grooves facing directly across from each other. The platelet has flanges that fit into the grooves. In one embodiment, a completed cube is formed when the platelets fill the slotted file.

APPLICATION FOR UNITED STATES PATENT

UNITED STATES PATENT AND TRADEMARK OFFICE

5	Honeywell Case No. A11-26110

(MBHB Case No. 00-696)

10

Title: HIGH DENSITY 3-D INTEGRATED CIRCUIT PACKAGE

15	Inventors:	Gerard J. Sullivan, a resident of Newbury Park, California, and a citizen
		of the United States;
		James E. Rau, deceased;
20		Larry R. Adkins, a resident of Tustin, California, and a citizen of the
		United States; and
		A. James Hughes, a resident of Tustin, California, and a citizen of the
		United States.
25		
	Assignee:	Honeywell International Inc.
		101 Columbia Road
30		P.O. Box 2245

Morristown, NJ 07962-2245

15

20

30

PCT/US03/01910

High Density 3-D Integrated Circuit Package

GOVERNMENT RIGHTS

The United States Government has acquired certain rights in this invention pursuant to Contract No. DASG60-90-C-0136 awarded by the U.S. Army.

FIELD

The present invention relates generally to circuit packages, and more particularly, relates to three-dimensional circuit packages that provide stacking for semiconductor platelets.

BACKGROUND

Three-dimensional integrated circuits are employed in applications in which space is a critical design factor. As the demand for more functionality in less space increases, so does the number of designs using three-dimensional packaging. In addition to the benefit of reducing space, these designs may also realize higher speeds because interconnects between circuit components may be shorter.

Memory stacking was the first application of three-dimensional packaging, but now applications range from stacking memory modules to stacking entire systems. Different layers in the stack may have different functionalities. For example, one layer may be a memory layer and another may be a logic layer. It is also possible that the different layers in the stack could have different dimensions.

These applications may require the precise stacking of very thin platelets into cubes. Platelets may consist of a semiconductor chip placed in a chip carrier. The platelets themselves may be less than 5 mils thick and there may be as many as sixty platelets stacked in one cube. It is critical that the spacing between the platelets is held to a very tight tolerance and that the platelets are not damaged during the stacking procedure.

Typically, the platelets are held in the cubical stack by a very thin layer of epoxy resin between each layer. This epoxy layer may be less than one micron thick. Other bonding materials, such as silicone rubber or eutectic solder alloy, may also be employed. The required spacing dimensions may be maintained by using an apparatus with a calibrated compression arm that applies pressure to the stack while the epoxy is setting. A typical amount of pressure may be ten Newtons of force. With this arrangement, only the overall cube dimensions can be maintained, and great care must be taken to prevent cracking the delicate platelets by excessive pressure. The critical layer to layer spacing is thus a derived property and is based upon the uniformity of the thickness and pressure-flow characteristics of the adhesive layer.

- 2 -

It would be desirable to provide a stacking method that provides a very tight spacing tolerance between the platelets and that minimizes damage to the platelets during the stacking process. The invention addresses current limitations and makes the critical spacing a directly controlled property resulting in much higher accuracy potential with a relative independence of the adhesive layers.

In one aspect the present invention provides the system for stacking platelets, comprising in combination:

a slotted file;

a plurality of platelets which fit into a slotted file, wherein each of the platelets includes a semiconductor chip placed into a chip carrier so that the semiconductor chip contacts a plurality of electrodes located in the chip carrier, and wherein the platelets are stacked in the slotted file; and

epoxy sealing the plurality of platelets into the slotted file to form a three-20 dimensional integrated circuit package.

In another aspect the present invention provides a method for stacking platelets, comprising in combination:

etching grooves into a wall material, wherein at least two side walls with a plurality of grooves and at least one back wall without the grooves is formed;

connecting the at least two side walls and the at least one back wall to form a slotted file;

inserting a plurality of platelets into the slotted file, wherein each of the platelets includes a semiconductor chip placed into a chip carrier so that the semiconductor chip contacts a plurality of electrodes located in the chip carrier; and

immersing the slotted file with the inserted platelets in epoxy to form a threedimensional integrated circuit package.

£.

5

15

10

30

SUMMARY

In accordance with an embodiment of the invention the slotted file has at least three walls, typically composed of silicon.

The slotted file typically has at least two side walls and at least one back wall. In 5 this case the at least two side walls may be etched with a plurality of grooves. The depth of the plurality of grooves is generally sufficient to hold each of the plurality of platelets. The spacing between the plurality of grooves may be determined based on a platelet thickness or based on a number of platelets in the three-dimensional integrated circuit package or based on an allocated space limitation.

In the embodiment described above the at least one back wall may be connected to an end of each of the at least two side walls to form a "U" shape. Here the plurality of grooves on the at least two side walls typically face directly across from each other.

The chip carrier generally has a floor and a frame. The floor and the frame may be composed of a ceramic material. Typically, the floor protrudes past at least two edges of the frame forming flanges. The flanges generally fit into the plurality of grooves in the at least two side walls of the slotted file.

The floor may include the plurality of electrodes referred to above.

The semiconductor chip is usually placed face down on the floor contacting the plurality of electrodes.

20

10

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments are described below in conjunction with the appended nonlimiting drawing figures, wherein like reference numerals refer to like elements in the various figures, and wherein:

25

Fig. 1 is an illustration of an exemplary embodiment of a chip carrier and a semiconductor chip;

Fig. 2 is an illustration of an exemplary embodiment of a slotted file wall;

Fig. 3 is an illustration of an exemplary embodiment of a slotted file;

Fig. 4 is an illustration of the stacking process in an exemplary embodiment; and

Fig. 5 is an illustration of an exemplary embodiment of a completed cube.

5

10

15

20

25

DETAILED DESCRIPTION

Fig. 1 is an illustration of an exemplary embodiment of a chip carrier 100 and a semiconductor chip 108. The chip carrier 100 is composed of a floor 102 and a frame 104. The chip carrier 100 may be designed to hold the semiconductor chip 108. The floor 102 may be a three-dimensional rectangle having a length, a width, and a thickness. The frame 104 may be a three-dimensional rectangle with a smaller three-dimensional rectangular center removed. The frame 104 has a length, a width, and a thickness. The frame 104 is substantially the same length as the floor 102; however, the frame 104 is not as wide as the floor 102.

The frame 104 is positioned in the center of the floor 102. Because the width of the floor 102 is greater than the width of the frame 104, the floor 102 protrudes past the edges of the frame 104 forming two flanges 106, one on either side of the frame 104.

In an exemplary embodiment both the floor 102 and the frame 104 are formed with ceramic materials, but other materials such as metal and plastic may be used. The floor 102 contains a plurality of electrodes. The frame 104 has interior dimensions slightly larger than those of the semiconductor chip 108. The interior dimensions of the frame 104 may vary to accommodate a variety of different semiconductor chip 108 dimensions. The semiconductor chip 108 may be placed in the frame 104 face down on the floor 102 contacting the plurality of electrodes at the appropriate circuit interfaces to form a platelet 404 (see Fig. 4).

Fig. 2 is an illustration of a slotted file wall 200. A slotted file wall 200 consists of a wall material 202 and may include a plurality of grooves 204. The wall material 202 may be a three-dimensional rectangle having a length, a width, and a thickness. Silicon is the preferred wall material 202 in an exemplary embodiment, but other materials, such as gallium arsenide, may be used.

The wall material 202 may be etched with grooves 204 deep enough to receive the flanges 106 of a chip carrier 100 and less than the thickness of the wall material 202. For example, the depth of the grooves may be less than 10 mils thick. The spacing between the grooves 204 may be selected based on design requirements, such as the thickness of the platelets 404, the number of platelets 404 in a completed cube 500, and

30

an allocated space limitation (see Fig. 5). For example, the allocated space limitation may be the size of an infrared sensor that contains a completed cube 500. Any etching

WO 03/069969

PCT/US03/01910

technique that is compatible with the chosen wall material 202 may be used. A standard wet etch or plasma etch process that can produce a substantially straight wall trench may be suitable for this purpose.

Fig. 3 is an illustration of an exemplary embodiment of a slotted file 300. A slotted file 300 may consist of two side walls 302 and a back wall 304. Other embodiments may have additional walls. For example, a front wall, a top, or a bottom may also be part of the slotted file 300. The two side walls 302 may be etched with grooves 204. The back wall 304 may be a section of the wall material 202 that has not been etched with grooves 204. The dimensions of the slotted file 300 are based on the size of the platelets 404, the number of platelets 404 that will be placed in the slotted file 300, and the spacing between the platelets 404 in the slotted file 300 (see Fig. 4).

The back wall 304 may be connected to an end of each of the two side walls 302 to form a "U" shape. The grooves 204 on the two side walls 302 face directly across from each other. The three walls 302, 304 may be joined together by conventional methods to form a slotted file 300. For example, an etching process in which tabs and holes are created to join the walls may be employed.

Fig. 4 is an illustration of the stacking process in an exemplary embodiment. The semiconductor chip 108 is placed into the chip carrier 100 to form a platelet 404. For example, the platelet 404 may be less than 5 mils thick. Platelets 404 are then fitted into the slotted file 300 by inserting the flanges 106 into the opposing grooves 204. This may be accomplished by placing the platelet 404 in the vicinity of the opposing grooves 204 and using a shake table to slide the platelet into the opposing grooves 204. The spacing between the platelets 404 is maintained by the groove interval and no pressure is required to hold the chips in place because of the rigidity of the slotted file 300.

Fig. 5 illustrates the completed cube 500 after the platelets 404 have been 25 inserted into the slotted file 300. By using a slotted cube arrangement, the platelets 400 are uniformly stacked without damage. There may be, for example, two hundred platelets 404 in the completed cube 500. The completed cube 500 may be made permanent by immersing the assembly in epoxy. To enable the epoxy to flow between 30 substantially all the layers, the completed cube 500 may be placed in a vacuum chamber. Applying a hard vacuum to the chamber may force the epoxy through substantially all the cracks and layers.

10

5

20

15

The reference in this specification to any prior publication (or information derived from it), or to any matter which is known, is not, and should not be taken as an acknowledgment or admission or any form of suggestion that that prior publication (or information derived from it) or known matter forms part of the common general knowledge in the field of endeavour to which this specification relates.

Throughout this specification and the claims which follow, unless the context requires otherwise, the word "comprise", and variations such as "comprises" and "comprising", will be understood to imply the inclusion of a stated integer or step or group

10 of integers or steps but not the exclusion of any other integer or step or group of integers or steps.

THE CLAIMS DEFINING THE INVENTION ARE AS FOLLOWS:

 A system for stacking platelets, comprising in combination: a slotted file;

a plurality of platelets which fit into the slotted file, wherein each of the platelets
5 includes a semiconductor chip placed into a chip carrier so that the semiconductor chip contacts a plurality of electrodes located in the chip carrier, and wherein the platelets are stacked in the slotted file; and

epoxy sealing the plurality of platelets into the slotted file to form a threedimensional integrated circuit package.

10

2. The system of claim 1, wherein the slotted file has at least three walls.

3. The system of claim 2, wherein the at least three walls are composed of silicon.

15 4. The system of claim 2, wherein the slotted file has at least two side walls and at least one back wall.

5. The system of claim 4, wherein the at least two side walls have been etched with a plurality of grooves.

20

6. The system of claim 5, wherein a depth of the plurality of grooves is sufficient to hold each of the plurality of platelets.

7. The system of claim 5, wherein a spacing between the plurality of grooves is25 determined based on a platelet thickness.

8. The system of claim 5, wherein the spacing between the plurality of grooves is determined based on a number platelets in the three-dimensional integrated circuit package.

30

9. The system of claim 5, wherein the spacing between the plurality of grooves is determined based on an allocated space limitation.

30

1 6

10. The system of claim 4, wherein the at least one back wall is connected to an end of each of the at least two side walls to form a "U" shape.

11. The system of claim 10, wherein the plurality of grooves on the at least two side5 walls face directly across from each other.

12. The system of claim 1, wherein the chip carrier has a floor and a frame.

13. The system of claim 12, wherein the floor and the frame are composed of a ceramic10 material.

14. The system of claim 12, wherein the floor protrudes past at least two edges of the frame forming flanges.

15 15. The system of claim 14, wherein the flanges fit into the plurality of grooves in the at least two side walls of the slotted file.

16. The system of claim 12, wherein the floor includes the plurality of electrodes.

20 17. The system of claim 16, wherein the semiconductor chip is placed face down on the floor contacting the plurality of electrodes.

18. A method for stacking platelets, comprising in combination:

etching grooves into a wall material, wherein at least two side walls with a plurality

25 of grooves and at least one back wall without the grooves is formed;

connecting the at least two side walls and the at least one back wall to form a slotted file;

inserting a plurality of platelets into the slotted file, wherein each of the platelets includes a semiconductor chip placed into a chip carrier so that the semiconductor chip contacts a plurality of electrodes located in the chip carrier; and

immersing the slotted file with the inserted platelets in epoxy to form a threedimensional integrated circuit package. 19. The method of claim 18, wherein the wall material is silicon.

20. The method of claim 18, wherein a depth of the plurality of grooves is sufficient to hold each of the plurality of platelets.

5

116

21. The method of claim 18, wherein a spacing between the plurality of grooves is determined based on a platelet thickness.

22. The method of claim 18, wherein the spacing between the plurality of grooves is10 determined based on a number of platelets in the completed cube.

23. The method of claim 18, wherein the spacing between the plurality of grooves is determined based on an allocated space limitation.

15 24. The method of claim 18, wherein each of the plurality of platelets has at least two flanges that fit into the plurality of grooves.

25. A system for stacking platelets substantially as hereinbefore described with reference to the Figures.

20

26. A method for stacking platelets substantially as hereinbefore described with reference to the Figures.

DATED this 15th day of June, 2006

25 Honeywell International, Inc.

By DAVIES COLLISON CAVE Patent Attorneys for the Applicant







FIG. 2





PCT/US03/01910

WO 03/069969

3/3



FIG. 5