

1 588 219

- (21) Application No. 5014/77
- (22) Filed 7 Feb. 1977
- (23) Complete Specification Filed 6 Feb. 1978
- (44) Complete Specification Published 15 Apr. 1981
- (51) INT. CL.³ H03K 13/01
- (52) Index at Acceptance
H3H 13D 14B 23G 6A 6B 6D 7B 7F 8B
AH
- (72) Inventor: JOHN DOUGLAS EVERARD

(19)



(54) IMPROVEMENTS IN OR RELATING TO THE CONVERSION OF ANALOGUE SIGNALS TO DIGITAL SIGNALS

(71) We, THE POST OFFICE, a British corporation established by Statute, of 23 Howland Street, London W1P 6HQ, do hereby declare the invention, for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement:-

5 This invention relates to a converter for converting a delta sigma modulated signal (also known as a pulse density modulated signal) into a pulse code modulated (PCM) signal. 5

A delta sigma modulated signal is a single bit magnitude code and consists of a stream of pulses, representing either binary 1 or 0, at a fixed frequency. The value of the output of the stream is the average ratio of "1" 's to "0" 's in the stream i.e. the average value of the stream. 10

A delta sigma modulator can be used as an initial stage in an analogue to PCM encoder. The delta sigma modulator is fed with an analogue signal to be digitised and produces a single bit per sample, delta sigma modulated code representative of the analogue signal. The delta sigma modulated code has a relatively high sampling rate and is converted to a pulse code modulated signal having a considerably lower sample rate and comprising several bits per sample. 15

The present invention is concerned with a converter for converting a delta sigma modulated signal to PCM.

According to the present invention there is provided a converter for converting a delta sigma modulated signal to a pulse code modulated signal comprising an n bit counter, a true/complement zero one element arranged to receive the output of the counter and to operate on the bits of the counter in accordance with the pulse density modulation input to produce weighted output samples, and an m bit accumulator for accumulating said samples to produce pulse code modulated samples. 20

The element may be an (n-1) bit true/complement zero one element which is arranged to operate on (n-1) bits of the counter and is controlled by the most significant bit of the counter. The accumulator may comprise an m bit adder and an m bit latch. 25

The converter may include an output latch for receiving accumulated samples from the accumulator. The converter may include logic means between said m bit adder and said m bit latch for controlling the flow of data therebetween. 30

In an alternative arrangement the element may be a p bit true/complement zero one element arranged to operate on p bits of the counter, said element having two control inputs one for receiving the pulse density modulated stream and the other being connected to a 2^p bit shift register which is arranged to be fed with the pulse density modulated stream. 35

The timing signals for the converter elements may be derived from the output of the counter. 35

The invention will be described now by way of example only with particular reference to the accompanying drawings. In the drawings:

40 *Figure 1* is a block schematic diagram of a delta sigma modulation to PCM converter in accordance with the present invention; 40

Figures 2a to 2c illustrate the operation of the converter of *Figure 1*;

Figure 3 is a block schematic diagram illustrating a modification of the converter of *Figure 1*;

45 *Figure 4* is a more detailed diagram of the converter showing how it can be implemented with presently available components; 45

Figure 5 is a block schematic diagram of an alternative form of converter, and

Figures 6a to c and Figure 7 illustrate the operation of the converter of Figure 5.

The delta sigma modulation to PCM converter to be described has been designed for converting the output of a delta sigma modulator of the type described in Electronics Letters 22nd July 1976, Volume 12 No. 15, Pages 379 and 380. The converter in combination with such a delta sigma modulator is particularly suitable for telephony applications, e.g. for use in a codec in the digital switching device described in U.K. Patent Application No. 38689/76 (Serial No. 1588218).

Figure 1 shows schematically a first embodiment of a converter. It comprises an n bit counter 10 which receives clock signals on a line 11, logic means in the form of a 7 bit true/complement zero one element 12 for operating on n-1 bits of the counter, the logic means receiving the output of a delta-sigma modulator on a line 14, an m bit accumulator 15 and an output latch 16. The clock signals used to clock the counter 10 are the same as those used to drive the delta-sigma modulator. This ensures synchronous operation of the converter with respect to the input delta sigma modulator digit stream on the line 11. A timing pulse generator 18 is connected between the counter 10 and the output latch 16 and accumulator 15.

The m bit accumulator 15 consists of an m bit binary adder 20 and an m bit latch 21. The output of the latch 21 is connected to the B input of the adder 20. The "sum" output 22 of the adder 20 is connected to the input of the latch.

In operation the delta sigma modulated samples, typically 2048 K samples/sec, from the delta sigma modulator output are fed along line 11 to the element 12 in synchronism with the output of the counter 10 which is clocked at the same rate as the modulator. The counter 10 and the true/complement zero one element 12 effectively operate to multiply the incoming delta sigma samples by a weight sequence which has a triangular profile. This is achieved by arranging that the element 12 is controlled by the most significant bit of the counter 10. The counter 10 is arranged to successively count from 0 to its greatest value and when the most significant bit n of the counter changes from 0 to 1 the element 12 is changed from its true to complement condition. The effect of this is, although the counter 10 actually always counts upwardly, to make it appear as if the counter counts upwardly during the first half of a counting cycle and then downwardly during the second half, thereby achieving a triangular profile.

The weighted samples from the element 12 are accumulated in the accumulator 15 at the delta sigma modulator clock rate. Periodically at the end of each count period the contents of the accumulator 15 are clocked into the latch 16 under the control of clock signals from the generator 18 and the accumulator cleared for the next cycle. The sequence of numbers in the latch constitute the required linear PCM codewords in offset binary form. These can, for example, be applied to a linear to A-law converter prior to further processing. A-law companded PCM is commonly used in telephony applications.

The operation of the converter of Figure 1 will now be described in more detail with reference to Figure 2. If the content of the latch 21 on the i th addition is S_i and the number presented to the "A" input of the adder 20 is X_i then,

$$\epsilon_i = S_i + X_i$$

When the latch 21 is clocked, ϵ_i enters the latch and becomes S_{i+1} . Thus clocking the latch effectively accumulates all the number presented to the "A" input of the adder 20 since the last time the latch was cleared.

Referring to Figure 2(a) the n bit counter 10 is clocked at the delta sigma modulator sample rate, the first (n-1) bits generating numbers zero to $2^{n-1} - 1$. The nth bit of the counter 10 divides the generated number sawtooth into odd and even phases as shown in Figure 2(b). Bit n is used in conjunction with output of the delta sigma modulator to cause the element 12 to operate on the count sequence to produce numbers to be added into the accumulator using the following algorithm (where $\Delta\Sigma$ is the output of the modulator):

If $\Delta\Sigma = 0$ then $X_i = 0$ whatever the counter state
 If $\Delta\Sigma = 1$ and counter bit n = 0 (odd phases)
 then X_i equals the count value C_i .

If $\Delta\Sigma = 1$ and counter bit n = 1 (even phases)
 then $X_i = C_i$, the ones complement of the count value C_i .

The number corresponding to C_i is equal to $[2^{n-1} - 1] - C_i$. The effect of the operations is thus to provide a number sequence having a triangular profile as represented in Figure 2(c), which on any clock cycle is added into the accumulator if $\Delta\Sigma = 1$. Nothing is added in if $\Delta\Sigma = 0$. Inverting the output of the delta-sigma modulator has the effect of inverting the output PCM samples.

At the end of each even period the contents of the accumulator are clocked into the latch

16 and the accumulator 15 is cleared to begin the next accumulation cycle. The sequence of numbers in the output latch 16 are linear PCM codewords in offset binary form.

If the sampling rate of the delta-sigma modulator is f_1 and the counter 10 is n bits long, linear PCM codewords are produced at the rate $f_2 = f_1/2^n$. The maximum output would be produced if $\Delta\Sigma = 1$ over the full accumulation period. There are 2^n additions and the average value of X_i would be $(2^{n-1} - 1)/2$. Thus the maximum accumulated number would be

$$\frac{2^n - 1 - 1}{2} \quad 2^n = 2^{2(n-1)} - 2^{n-1}.$$

Thus the accumulator 15 must be $m = 2(n - 1)$ bits in length.

If, for example, $f_1 = 2048$ K samples/sec and f_2 is required to be 8 K samples/sec, then $n = 8$ and the required accumulator length is $2(8-1) = 14$ bits.

The timing pulses for clearing the accumulator 15 and clocking the output latch 16 are derived from the n bit counter states. In order to align the production of PCM samples with the timing requirements of the encoder system within which the converter is to work, the counter 10 is periodically loaded with the value that it ought to have at the instant of loading if it were producing samples at the correct time. Thus the first load pulse may bring the production of samples into time alignment but subsequent pulses will only attempt to load the counter with the value that the counter already possesses. They are necessary, however, to mitigate the effects of noise causing a circuit misoperation.

Referring to Figure 3 there is shown a modification of the converter of Figure 1 in which the accumulator 15 can be cleared whilst still allowing a full clock period for reading the accumulator content into the output latch 16 and also for the first addition of the next accumulation period. This is achieved by providing logic means 30 with a control line 31 between the output of the accumulator latch 21 and the B input of the adder 20. When the control line 31 is in the "accumulate" state the numbers from the latch 21 are passed into the "B" input of the adder 20 unaffected. At the end of each full accumulation period the state of the line 31 changes for one clock period. The logic means 30 present all zeros to the "B" input of the adder 20. As a result the number clocked into the latch 21 at the end of this clock period is zero plus whatever is presented to the A input, which is exactly the same as if the accumulator had been instantaneously cleared and the first number added in.

Additionally a further latch may be provided between the element 12 and the accumulator 15. This latch is clocked at the modulator rate to retime the numbers produced by the counter logic to the active edge of the clock pulse. This allows a full clock period to be used for the addition process which may be necessary when the speed of operation is near the limits of the technology employed. The pulses to the output latch 16 and to clear the accumulator 15 must be delayed by a further clock period if this is included.

Figure 4 illustrates the converter of Figure 1 as modified by Figure 3 constructed using available circuit components. The counter 10 comprises two 74193 type integrated circuits 40, 41 and the element 12 comprises two 4 bit true/complement, zero one elements, 43, 44 (Type 74H87). The m -bit adder 20 comprises four 4-bit binary full adders 45-48 (Type SN 74283) and the latch 21 comprises four D-type flip-flops 50-53 (Type 74175). The output latch 16 comprises three D-type flip flops 55-57 (Type 74175) and the logic means 30 comprise four 4 bit/true complement zero one elements 58-61 (Type 74H87). The timing pulse generator 18 includes two D-type flip flops 63, 64 (Type 7474) which are fed with the output bits of the counter 10 shown schematically at a to h . The pulses on line 66 form clock signals for the output latch 16, and the pulses on line 67 form clock signals for the logic means 30.

Figure 5 shows an alternative circuit for producing accumulated numbers. The circuit comprises an n -bit up counter 80 which is arranged to count in response to clock pulses from the delta-sigma modulator, a p bit true, complement zero, one element 82 and 2^p bit shift register 84 which receives the pulse density stream. In this arrangement the element 82 operates on the p bits of the counter 80 in accordance with the output of the shift register 84 and the delta sigma modulated stream. The element 82 is connected to an accumulator in a manner similar to that shown in Figure 1 for the element 12.

The operation of the arrangement of Figure 5 will be described with reference to Figures 6(a) to 6(c). Intermediate output samples are formed by weighting the previous 2^{p+1} pulses from the modulator by a triangular coefficient profile (Figure 6(b)). The 2^p clock periods between intermediate output samples I are used in the evaluation. The sum of the products of two input samples and their corresponding coefficients are evaluated simultaneously. If the delta sigma modulator sample just arriving is $\Delta\varepsilon_i$ to be multiplied by W_i and that which arrived 2^p clock periods before is $\Delta\varepsilon_{i-2^p}$ (which is the shift register output) to be multiplied by W_{i-2^p} then

$$X_i = \Delta\epsilon_i W_i + \Delta\epsilon_{i-2p} \cdot W_{i-2p}$$

The output of the counter 80 is shown in Figure 6(c).
 If the count at the i^{th} period is c_i then

5 5

$$N_{i-2p} = C_i \quad W_i = (2^p - 1) - C_i = \bar{C}_i$$

$$X_i = \Delta\epsilon_i \bar{C}_i = \Delta\epsilon_{i-2p} C_i$$

10 Table 2 shows the possible value of X_i which are the samples to be accumulated in the accumulator. 10

TABLE 2

| | | | | | |
|----|--|-------------------------|---|-------------|----|
| 15 | | $\Delta\epsilon_{i-2p}$ | | | 15 |
| | | | | | |
| | | $\Delta\epsilon_i$ | | | |
| | | | 0 | 1 | |
| | | | 0 | C_i | |
| 20 | | | 1 | \bar{C}_i | 20 |
| | | | | $2^p - 1$ | |

TABLE 3

| | | | | | |
|----|--|-------------------------|---|------|------|
| 25 | | $\Delta\epsilon_{i-2p}$ | | | 25 |
| | | | | | |
| | | $\Delta\epsilon_i$ | | | |
| | | | 0 | 1 | |
| | | | 0 | Zero | True |
| 30 | | | 1 | Comp | One |

35 The output of the counter 80 has to be operated on by a p bit True/Complement, zero one element driven in accordance with Table 3. 35

X_i values are accumulated as described above to produce intermediate samples after each 2^p clock periods. If the accumulator is read and reset every 2^n clock period when the counter contains all zeros the PCM sample is the sum of the previous 2^{n-p} intermediate output samples. 40

If the clock rate of the delta sigma modulator is f_1 then the output sample rate is $f_2 = f_1/2^n$. The maximum output would be produced if $X_i = 2^p - 1$ over the full 2^n clock periods. This means that the maximum accumulated number is $2^n (2^p - 1) = 2^{n+p} - 2^n$ and the required accumulator length is $m = n + p$ bits. 45

Figure 7 illustrates the situation when the element 82 is a 7 bit true/complement zero one element, the counter 80 is an 8 bit counter, and the register 84 is a 128 bit shift register. There are two intermediate samples which are 128 samples apart. These are indicated at 86, 87. 45

WHAT WE CLAIM IS:-

- 50 1. A converter for converting a delta sigma modulated signal to a pulse code modulated signal comprising an n bit counter, a true/complement zero one element arranged to receive the output of the counter and to operate on the bits of the counter in accordance with the pulse density modulation input to produce weighted output samples, and an m bit accumulator for accumulating said samples to produce pulse code modulated samples. 50
- 55 2. A converter as claimed in claim 1 wherein said element is an (n-1) bit true/complement zero one element which is arranged to operate on (n-1) bits of the counter and is controlled by the most significant bit of the counter. 55
3. A converter as claimed in claim 2 wherein said accumulator comprises an m bit adder and an m bit latch.
- 60 4. A converter as claimed in any preceding claim including an output latch for receiving accumulated samples from the accumulator. 60
5. A converter as claimed in claim 3 or claim 4 including logic means between said m bit adder and said m bit latch for controlling the flow of data therebetween.
- 65 6. A converter as claimed in claim 1 wherein said element is a p bit, true/complement zero one element arranged to operate on p bits of the counter, said element having two 65

control inputs one for receiving the pulse density modulated stream and the other being connected to a 2^p bit shift register which is arranged to be fed with the pulse density modulated stream.

5 7. A converter as claimed in any preceding claim wherein timing signals for the converter elements are derived from the output of said counter. 5

8. An analogue to digital converter comprising a delta sigma modulator and a converter as claimed in any preceding claim.

10 9. A converter for converting a delta sigma modulated signal to a pulse code modulated signal substantially as hereinbefore described with reference to and as shown in Figure 1, Figure 1 as modified by Figure 3 or Figure 5 of the accompanying drawings. 10

15 For the Applicants,
F.J. CLEVELAND & COMPANY,
Chartered Patent Agents,
40-43 Chancery Lane,
London, WC2A 1JQ. 15




FIG.1




FIG.2(a)



FIG.2(b)




FIG.2(c)




FIG. 3




FIG. 5




FIG. 4




FIG.6(a)




FIG.6(b)




FIG.6(c)





FIG.7