

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
3 January 2008 (03.01.2008)

PCT

(10) International Publication Number
WO 2008/002214 A1

(51) International Patent Classification:
H03M 1/12 (2006.01) *H03M 1/08* (2006.01)
H03M 1/06 (2006.01)

(21) International Application Number:
PCT/SE2006/000809

(22) International Filing Date: 30 June 2006 (30.06.2006)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): **SIGNAL PROCESSING DEVICES SWEDEN AB** [SE/SE]; Teknikringen 7, S-583 30 Linköping (SE).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **JOHANSSON, Håkan** [SE/SE]; Plommongatan 19, S-582 46 Linköping (SE). **LÖWENBORG, Per** [SE/SE]; Berzeliigatan 6, S-582 18 Linköping (SE).

(74) Agent: **VALEA AB**; Teknikringen 10, S-583 30 Linköping (SE).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: TIME- INTERLEAVED ANALOG-TO-DIGITAL CONVERTER SYSTEM



(57) Abstract: The invention provides a method and a module for estimating a plurality of relative channel-error d_k, G_k, C_k for at least one signal X_k with respect to a reference signal X_0 . The signals X_0 and X_k are produced by an analog-to-digital module 10 comprising parallel and time interleaved analog-to-digital converters and are received by an estimation module 20. The method is performed by said estimation module 20 and it comprises the steps of: defining S1 a function $F(d_k, G_k, C_k)$ representing a relationship between said reference signal X_0 and an arbitrary signal X_k in said group of signals $X_0 - X_{N-1}$; selecting S2 a first reference signal X_0 in said group of signals $X_0 - X_{N-1}$. The method comprises the further steps of: selecting S3 a second signal X_k from the remaining signals $X_1 - X_{N-1}$ in said group; and optimizing S4 the function $F(d_k, G_k, C_k)$ so as to obtain an estimate d_k, G_k, C_k of said plurality of relative channel-error d_k, G_k, C_k ; repeating said further steps for each remaining signal $X_1 - X_{N-1}$.

WO 2008/002214 A1

TITLE

Time-Interleaved Analog-to-Digital Converter System

5 TECHNICAL FIELD

The invention relates to a method and system for estimating errors introduced in a time-interleaved analog-to-digital converter system.

BACKGROUND OF THE INVENTION

10 Due to its robustness and precision digital signal processing (DSP) has replaced analog signal processing (ASP) in most technical fields of today, which has enabled the development of information systems such as mobile communication systems and sophisticated medical aids etc. However, the real world is analog by nature, and there is therefore an increasing need for high performance analog-digital interfaces (ADI's),
15 typically realized by a conventional analog-to-digital converter (ADC). Such ADCs are required in almost all signal processing and communication systems and they are often one of the most critical components, *i.e.*, they tend to determine the overall system performance.

20 Analog-to-digital conversion can be viewed as a uniform sampling followed by a quantization (truncating or rounding the value). The resolution of an ADC is the number of bits used in the quantization and the data rate of an ADC is the number of samples produced per second on average. Hence, a sampling period of *e.g.* T gives a data rate or sampling rate of $1/T$.

25

Figure 1a and 1b illustrate an exemplifying analog-to-digital conversion wherein a sequence $X(n)$ is obtained from an analog signal $X_a(t)$ by sampling the latter equidistantly at $t = nT$, *i.e.*, $X(n) = X_a(nT)$, followed by quantization.

30 There are several existing analog-to-digital conversion techniques, which can be grouped into categories such as flash, pipelined, successive-approximation, integrating, and oversampling sigma-delta converters. The ADC performance is mainly described in terms of sampling rate, resolution, and power consumption.

35 Previously, ADCs have been good enough for their purposes, but their limitations are now becoming problematic since their capacity does no longer match the rapid

development of digital technology. The situation is getting worse as semiconductor process feature sizes are decreasing and data rate requirements of information processing systems increase, since for ADCs, the achievable resolution is highly dependent on the conversion rate. Initially, the progress in analog-to-digital converter development was due to new and better analog circuit topologies and technologies. However, during the past decade, it has become evident that additional major performance improvements most likely cannot be achieved by further progress in topologies and technologies alone. For example, during the last decade, only some 1.5-2 bits of resolution improvement has been achieved for a given speed performance.

In all ADC architectures and technologies known today it is very difficult to simultaneously achieve high resolution and high sampling rate. Such speed/resolution trade-offs are very common in analog circuit design. Resolution is to a large extent determined by matching accuracy of physical devices. For example, in Metal-Oxide Semiconductor (MOS) technology, the variance of the matching error of two devices is a function of the inverse of the device area. Hence, when increasing the area the matching will be improved and the accuracy is increased. However, increasing the area also increases parasitic capacitances of the devices which in general decreases the operational bandwidth of the circuit and thereby reduces the speed.

One technique, used since the early eighties, aimed to overcome the speed limitation of high-resolution analog-to-digital conversion is the operation of several ADCs in parallel. The overall ADC system may consist of, say, N ADCs. This channelization into N branches enables a reduction of the sampling frequency of each individual converter. Hence, if an effective sampling rate f_s is required, each ADC can work at the reduced sampling frequency f_s/N . The sampling instants are distributed uniformly in time according to $t_k = (k + mN)T$, $k=0, 1, \dots, N-1$, and $T=1/f_s$ i.e., the converters are *time-interleaved*. The principle of ideal N time-interleaved ADCs is shown in Fig. 2a and 2b.

Using a group of identical ADCs (the ideal case), which is the most commonly selected scheme, the resolution of the overall time-interleaved ADC system is equal to that of each individual converter. In view of the speed/resolution trade-off, the reduction in sampling rate of each converter used in a time-interleaved ADC enables the realization of a higher resolution than what would be possible if a single ADC was to be used.

Similarly, if each ADC is being operated at the limit of its speed, the overall ADC sampling rate can be increased beyond what is achievable using a single unit.

However, there are significant problems associated with time-interleaved ADCs. Besides performance degrading effects common to all ADCs, such as for example random variations to the location of the sampling instants (sampling jitter), sample-and-hold circuit nonlinearity, comparator metastability, and nonuniform quantization (static nonlinearity), new errors limit the achievable resolution. The former degradations are consequences of fundamental and inevitable error sources such as fabrication process imperfections, non-symmetric circuit layout, circuit parasitics, and noise. The new errors arise from the parallelization itself and are all introduced by *differences* between the individual ADCs used in the time-interleaved ADC system. These errors are referred to as *channel mismatch errors*, and give rise to nonlinear distortion that degrades the resolution.

As seen in Fig. 2, the subconverters in a time-interleaved ADC system are operated periodically and each ADC is responsible for the task of digitizing every N th sample. Comparing with the desired behavior of a single ADC, as illustrated in Fig. 1a and 1b, one can see that in order to work properly, a time-interleaved ADC system requires that all sub-converters *behave identically*. If not, the system will not be equivalent to one single ADC working at N times higher sampling frequency.

One channel mismatch error originates from discrepancies in the time instants when each sub-converter is actually taking samples from the analog waveform, i.e. the *aperture delay mismatch*. *Aperture delay* of an ADC is the time difference between when a sample is supposed to be taken and when the sample is actually taken. In an ADC, the aperture delay varies slightly from sample to sample and this variation is called *aperture jitter*. The aperture jitter of an ADC is, however, in general much shorter than the average aperture delay. Aperture jitter is present in all types of ADCs and is hence not an error specific to time-interleaved ADCs. We will, therefore, not consider the aperture jitter further, but instead focus on the average aperture delay and the damage the average aperture delay of the sub-converters causes to a system of time-interleaved ADCs.

Other harmful channel mismatch errors are first-order gain mismatch and offset mismatch. Like the aperture delay mismatches the distortion caused by these errors must also be eliminated or at least reduced to a satisfactory level.

In order to remove these mismatch errors, the errors between the different ADC:s must first be determined. These errors can then be used to o remove the errors from the digitized signal.

5

One approach to determine the timing errors in particular is to apply a known calibration signal, and compare the resulting digitized signal with the expected result. An example of this approach is given in the journal paper "A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADC's" by
10 H. Jin and E.K.F. Lee. However, such an approach requires careful timing of input and output, in order to enable a correct comparison, and this makes the method very difficult to implement with high precision.

Instead, it has been proposed to estimate the timing errors from an unknown, but
15 bandlimited signal. One example of such estimation in a parallel ADC is given in WO 04/079917. In the system described in WO 04/079917, the digitized signal can be used to estimate the timing errors, as long as it is band limited to the system bandwidth. However, this requires feedback of the reconstructed signal to the estimator, so that each iteration of the timing error estimation is based on the current
20 reconstruction.

Considering the drawbacks affecting the prior art time-interleaved ADCs it is an object of the present invention to provide estimation of mismatch errors with such precision that no feedback of the reconstructed signal is required. It is a further object to
25 enable reconstruction of a digitized signal by means of an unknown bandlimited signal.

SUMMARY OF THE INVENTION

30 The present invention obviates or mitigates at least one of the above drawbacks by providing a method for estimating a plurality of relative channel-error for at least one signal X_k with respect to a reference signal X_0 , which signals X_0 and X_k belong to a group of digitized signals $X_0 - X_{N-1}$ received by an estimation module from an analog-to-digital module comprising a plurality of parallel and time interleaved analog-
35 to-digital converters.

The method is performed by said estimation module and comprises the initial steps of:

- defining S1 a function $F(d_k, G_k, C_k)$ representing a relationship between said reference signal X_0 and an arbitrary signal X_k in said group of signals $X_0 - X_{N-1}$;

- 5 - selecting S2 a first reference signal X_0 in said group of signals $X_0 - X_{N-1}$;

and the further steps of:

- selecting S3 a second signal X_k from the remaining signals $X_1 - X_{N-1}$ in said group; and
 - optimizing S4 the function $F(d_k, G_k, C_k)$ so as to obtain an estimate $\hat{d}_k, \hat{G}_k, \hat{C}_k$ or a representation thereof of said plurality of relative channel-error d_k, G_k, C_k ;
- 10
- repeating said further steps for each remaining signal $X_1 - X_{N-1}$.

As the skilled reader realizes, this includes calculating two channel-errors, calculating
 15 three channel-errors and possibly calculating even more channel-errors. The estimated channel-errors are preferably a delay mismatch d_k , a gain mismatch G_k and an offset mismatch C_k or at least two of these. It is likewise obvious to those skilled in the art that any of the signals $X_0 - X_{N-1}$ can be selected as a reference signal. In addition, the steps in the method described above must not necessarily be
 20 performed in the given order.

It is preferred that the step of optimizing S4 is performed by an iterative process comprising the steps of:

- feedback of the channel-error or channel-errors estimated in the previous iteration
 25 so as to adjust the channel-error in the sequence of the second signal X_k ; and
- updating the function $F(d_k, G_k, C_k)$ with a sequence of the second signal X_k having channel-errors adjusted by said feedback;
- repeating said feedback and said update until a satisfactory estimation is obtained.

30 Typically, a sequence corresponds to a batch of samples from a digitized signal $X_0 - X_{N-1}$ received by the estimation module from the analog-to-digital module.

However, in some embodiments a sequence be as little as a single sample of the N digitized signals $X_0 - X_{N-1}$.

It is also preferred that the method calculates said plurality of estimated channel-errors $\hat{d}_k, \hat{G}_k, \hat{C}_k$ by defining S1 said function $F(d_k, G_k, C_k)$ as a measure of the difference between said sequences with respect to said plurality of channel-errors d_k, G_k, C_k , and performing an optimization by minimizing S4 the defined function $F(d_k, G_k, C_k)$.

10 In another embodiment of the method at least one of the estimated plurality of channel-errors $\hat{d}_k, \hat{G}_k, \hat{C}_k$ is an estimated delay \hat{d}_k corresponding to an delay mismatch d_k , which estimated delay \hat{d}_k is applied to the selected signal X_k using a fractional delay filter.

15 In still another embodiment of the method said fractional delay filter is implemented using a Lagrange, Farrow Structure or Thiran Allpass.

In a preferred embodiment of the method, the function is defined as:

$$F(d_k, G_k, C_k) = \sum_{n=n_0}^{n_0+N-1} (y_k(n, d_k, G_k, C_k) - x_0(n))^2$$

20

In addition, the present invention obviates or mitigates at least one of the above drawbacks by providing an estimation module for estimating a plurality of relative channel-errors for at least one signal X_k with respect to a reference signal X_0 . The signals X_0 and X_k belong to a group of digitized signals $X_0 - X_{N-1}$ produced by an analog-to-digital module comprising a plurality of parallel and time interleaved analog-to-digital converters. The estimation module is arranged to operatively receive said digitized signals $X_0 - X_{N-1}$ and to operatively select a first reference signal X_0 in said group of signals $X_0 - X_{N-1}$.

30

The estimation module is characterized by being further arranged to operatively:

- select a second signal X_k from the remaining signals $X_1 - X_{N-1}$ in said group of signals;
- optimize a function $F(d_k, G_k, C_k)$, representing a relationship between the first signal X_0 and the second signal X_k so as to obtain an estimate $\hat{d}_k, \hat{G}_k, \hat{C}_k$ or a representation thereof of said plurality of relative channel-errors d_k, G_k, C_k ;
- repeat said selection and optimizing for each remaining signal $X_1 - X_{N-1}$ in said group of signals.

As the skilled reader realizes, this includes calculating two channel-errors, calculating three channel-errors and possibly calculating even more channel-errors. The estimated channel-errors are preferably a delay mismatch d_k , a gain mismatch G_k and an offset mismatch C_k or at least two of these. It is likewise obvious to those skilled in the art that any of the signals $X_0 - X_{N-1}$ can be selected as a reference signal. In addition, the measures taken by the estimation module described above must not necessarily be performed in the given order.

It is preferred that the estimation module is performing said optimizing by being further arranged to operatively:

- feedback the channel-error or channel-errors estimated in the previous iteration so as to adjust the channel-error in the sequence of the second signal X_k ; and
- update the function $F(d_k, G_k, C_k)$ with a sequence of the second signal X_k having channel-errors adjusted by said feedback;
- repeat said feedback and said update until a satisfactory estimation is obtained.

Typically, a sequence corresponds to a batch of samples from a digitized signal $X_0 - X_{N-1}$ received by the estimation module from the analog-to-digital module. However, in some embodiments a sequence be as little as a single sample of the N digitized signals $X_0 - X_{N-1}$.

It is also preferred that the estimation module is characterized by being arranged to operatively calculate said plurality of estimated channel-error $\hat{d}_k, \hat{G}_k, \hat{C}_k$ by utilizing a function $F(d_k, G_k, C_k)$ defining a measure of the difference between said

sequences with respect to said plurality of channel-errors d_k, G_k, C_k , and by performing an optimization by minimizing the defined function $F(d_k, G_k, C_k)$.

5 In another embodiment the estimation module is characterized by being arranged to operatively estimate a plurality of channel-errors, wherein at least one of the estimated channel-errors $\hat{d}_k, \hat{G}_k, \hat{C}_k$ is an estimated delay \hat{d}_k corresponding to a delay mismatch d_k , and to apply the estimated delay \hat{d}_k to the selected signal X_k using a fractional delay filter.

10 In still another embodiment the estimation module is characterized in that said fractional delay filter is implemented by using a Lagrange, Farrow Structure or Thiran Allpass.

In a preferred embodiment the estimation module is characterized by being adapted
15 to use the function:

$$F(d_k, G_k, C_k) = \sum_{n=n_0}^{n_0+N-1} (y_k(n, d_k, G_k, C_k) - x_0(n))^2$$

20 Furthermore, the present invention obviates or mitigates at least one of the above drawbacks by providing a system for reducing or eliminating a plurality of relative channel-errors for at least one signal X_k with respect to a reference signal X_0 . The signals X_0 and X_k belong to a group of digitized signals $X_0 - X_{N-1}$ produced by an analog-to-digital module comprising a plurality of parallel and time interleaved analog-to-digital converters. The system comprises an estimation module according to any of
25 the embodiments of an estimation module described above. The estimation module is arranged to operatively receive said digitized signals $X_0 - X_{N-1}$ and to estimate a plurality of relative channel-errors d_k, G_k, C_k . In addition the system comprises a reconstruction module that is characterized by: being arranged to operatively apply said least one relative channel-error d_k, G_k, C_k , or a representation thereof to said
30 selected signal X_k , belonging to a group of digitized signals ($X_0 - X_{N-1}$) produced

by the time interleaved analog-to-digital module, so as to reduce or eliminate the relative channel-errors d_k, G_k, C_k .

- 5 Further advantages of the present invention and embodiments thereof will appear from the following detailed description of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

- 10 Fig. 1a shows a schematic illustration of a single exemplifying ADC.
Fig. 1b shows a schematic illustration of an exemplifying analog-to-digital conversion by the ADC in Fig. 1a, whereby a sequence $X(n)$ is obtained from an analog signal $X_a(t)$ by sampling the latter equidistantly at $t = nT$ followed by quantization.
- 15 Fig. 2a shows a schematic illustration of several ADCs as the one in Fig. 1a operated in parallel so as to accomplish a time-interleaved sampling.
Fig. 2b shows a schematic illustration of an exemplifying analog-to-digital conversion by the ADC in Fig. 1a, whereby a sequence $X(n)$ is obtained from an analog signal $X_a(t)$ by sampling instants distributed uniformly in time according to
- 20 $t_k = (mNT + kT)$ followed by quantization.
- Fig. 3 shows a time-interleaved analog-to-digital converter system.
Fig. 4 shows details in the estimation module of the system in Fig. 3.
Fig. 5 shows a flowchart according to an embodiment of the present invention.
Fig. 6 shows an optimization of a loss-function $F(d_k, G_k, C_k)$ by means of an
- 25 iterative process.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

A First Embodiment

30

A first exemplifying embodiment of the present invention is illustrated as a general block diagram in Fig. 3, showing a time-interleaved analog-to-digital converter system, which receives an analog input signal $X_a(t)$ and produces a time-interleaved digitized output representation $X(n)$ of said signal.

The exemplifying time-interleaved analog-to-digital converter system in Fig. 3 comprises a time interleaved analog-to-digital module 10 having N parallel and time interleaved analog-to-digital converters arranged to produce N digitized signals:

5

$$X_0 = G_0 X_a(mNT + d_0T) + C_0 \text{ to}$$

$$X_{N-1} = G_{N-1} X_a(mNT + (N-1)T + d_{N-1}T) + C_{N-1}.$$

As indicated in the background of the invention, the N digitized signals X_0 to X_{N-1} produced by a non-ideal time-interleaved analog-to-digital converter are typically comprising relative channel mismatch errors. In particular, a signal X_k of the N digitized signals X_0 to X_{N-1} produced by the analog-to-digital converter 10 in Fig. 3 may comprise:

- 15
- aperture-delay mismatches d_k ;
 - gain mismatches G_k ; and
 - offset mismatches C_k .

To remedy these channel-errors d_k, G_k, C_k the analog-to-digital converter system in Fig. 3 has been provided with an error-estimation module 20 arranged to receive said N digitized signals and to estimate a relative channel-error vector based on these N signals. The system is also provided with a digital reconstruction-filter module 30. The reconstruction-filter module 30 is arranged to receive the N digitized signals and the estimated relative channel-error vector or at least information corresponding thereto.

25 The reconstruction module 30 is further arranged to eliminate or at least reduce the channel-errors based on the estimated relative channel-error vector, so as to generate reconstructed output signals. In addition, to create a reconstructed time-interleaved digitized output signal $X(n)$ the system in Fig. 3 is provided with a multiplexer module 40 arranged to receive and multiplex the N reconstructed output signals from said reconstruction module 30.

30

The system in Fig. 3 operates in two steps, the estimation phase and the reconstruction phase. In the estimation phase, the relative channel-errors between the different ADC:s are determined. The determined channel-errors are then

preferably used to define filter coefficients of the digital reconstruction module 30. This is preferably done in the reconstruction module 30. However, it may alternatively be done in the estimation module 20. Further, in step 2 the digital reconstruction-filter module 30 reconstructs the N digitized signals received from the analog-to-digital module 10, based on said filter coefficients defined in step 1, so as to eliminate or at least reduce the channel-errors. The reconstructed signals are then multiplexed in the multiplexer module 40, which outputs a reconstructed time-interleaved digitized output signal $X(n)$. In the reconstruction phase, the estimation module 20 may be turned off, whereby the system can operate at a lower power.

10

As is obvious to the man skilled in the art, the analog-to-digital converter system in Fig. 3 may further comprise a controllable input filter module that can be arranged to filter the analog input signal $X_a(t)$ to a bandwidth suitable for both the estimation phase and the reconstruction phase. In the estimation phase the input signal $X_a(t)$ needs to be bandlimited to the Nyquist frequency of a single ADC, and in the reconstruction phase the input signal $X_a(t)$ needs to be bandlimited to the Nyquist frequency of the full system, this to avoid aliasing.

15

It should be noted that the estimation step and the reconstruction step may be active simultaneously.

20

Figure 4 shows the estimation module 20 in more detail. The function of the estimation module 20 will be further explained in connection with the flowchart in Fig. 5. Among the N digitized signals X_0 to X_{N-1} entering the estimation module 20 it is preferred that signal X_0 is selected as a reference signal provided to a digital subtracter, whereas the remaining signals $X_1 - X_{N-1}$ are provided to a multiplexer. The multiplexer is adapted to multiplex the signals $X_1 - X_{N-1}$ to a variable amplifier. The amplifier is arranged to amplify or attenuate the signal provided by the multiplexer in a variable fashion depending on an input steering value, which e.g. can be done by means of digital multiplications. The resulting amplified or attenuated signal is provided to a delay filter. The delay filter is preferably a fractional delay filter (FD-filter) adapted to delay the received signal by fractions of the sampling period T for the analog-to-digital converter 10. It is particular preferred that the fractional delay filter is a Lagrange filter or a Farrow Structure filter or a Thiran Allpass filter.

30

The use of any of these filters for implementing a fractional delay filter is favored, as its filter response will have derivatives with respect to the delay that can be calculated analytically. This also further improves the numerical stability. The resulting delayed signal is provided to a variable offset adjuster. The offset adjuster is arranged to provide an offset to the received signal in a variable fashion depending on an input steering value, which e.g. can be done by means of digital additions and subtractions.

The resulting signal $y_k(n, d_k, G_k, C_k)$ from the offset adjuster is provided to the above mentioned subtracter, which is adapted to subtract the reference signal X_0 from the resulting signal $y_k(n, d_k, G_k, C_k)$. The difference $y_k(n, d_k, G_k, C_k) - X_0$ is squared in a digital squaring module so as to create a loss-function:

$$F(d_k, G_k, C_k) = \sum_{n=n_0}^{n_0+N-1} (y_k(n, d_k, G_k, C_k) - x_0(n))^2 \quad \text{Eq. 1}$$

The loss-function $F(d_k, G_k, C_k)$ is in turn provided to a minimizer, which is adapted to estimate the channel-errors $\hat{d}_k, \hat{G}_k, \hat{C}_k$ between the reference signal X_0 and a signal X_k of the remaining signals, $X_1 - X_{N-1}$, as will be further explained below.

Here, it should be emphasized that the order in which the channel-errors are estimated can be more or less freely chosen so as to fit the application in question. Hence, the order in which the channel-errors are given in equations, expressions, text and figures herein should not be taken as determining the order in which they are actually estimated in an operative analog-to-digital converter, unless it is explicitly stated that the order is essential.

Figure 5 shows a flowchart according to an embodiment of the present invention. The flowchart shows a detailed description of the digital signal processing steps performed by the error estimation module 20 in the estimation phase.

The calculations are preferably performed on batches of samples from the N digitized signals $X_0 - X_{N-1}$ acquired from the N number of ADC:s in the analog-to-digital module 10. The length of each batch of samples, M, can be selected by the skilled

person, but as an example, 1024 samples comprised by a signal $X_0 - X_{N-1}$ is considered to be adequate. However, in some embodiments the calculations may be based on single samples of the N digitized signals $X_0 - X_{N-1}$. As the method is performed in a sampled system, any time period will be expressed in terms of the sampling period of the system. Therefore, it is important to note that the sampling period of the entire system is equal to the interleaving delay T between adjacent ADC:s, whereas the sampling period of each ADC is NT.

It should be noted, that in the present example the parallelization is used to increase the data rate with maintained resolution, leading to the ADC sampling period NT. However, as the skilled person realizes, in the case where an increase in resolution is desired, the sampling period of each ADC can be shorter than NT, and in the extreme case the same as for the system sampling period, T. This will lead to an over sampled system and a decimation filter will be required on the output signal.

15

In step S1 of the illustrated example, a loss-function $F(d_k, G_k, C_k)$ is defined as previously described. The loss-function $F(d_k, G_k, C_k)$ represents a relationship - e.g. a difference - between a reference signal X_0 and a signal X_k to be compared with the reference signal X_0 . In addition, the loss-function $F(d_k, G_k, C_k)$ it is so defined that it can be easily minimized in order to determine at least one set of estimates \hat{d}_k , \hat{G}_k , \hat{C}_k of the channel-errors d_k , G_k , C_k . The loss-function $F(d_k, G_k, C_k)$ may e.g. comprise a sum of squared values of the differences between the reference signal X_0 and the signal X_k to be compared with the reference signal X_0 (see Eq. 1 above), or it may e.g. comprise a sum of absolute values of the differences between the reference signal X_0 and the signal X_k to be compared with the reference signal X_0 .

In step S2 of the illustrated example, one of the N digitized signals $X_0 - X_{N-1}$ is selected as a reference signal X_0 . Here, it is assumed that the channel-errors d_0, G_0, C_0 in the reference signal X_0 are zero and that the channel-errors d_k, G_k, C_k in the other remaining signals $X_1 - X_{N-1}$ are relative to the channel-

30

errors d_0, G_0, C_0 in the reference signal X_0 . As obvious to those skilled in the art, this will not introduce any limitation since the absolute channel-error is not important when eliminating or reducing the channel mismatch-errors in a time-interleaved analog-to-digital converter. It is likewise obvious to those skilled in the art that any of
 5 the signals $X_0 - X_{N-1}$ can be selected as a reference signal.

In step S3 of the illustrated example, a signal X_k is selected from the remaining signals $X_1 - X_{N-1}$, which signal X_k is to be compared with the reference signal X_0 selected in the previous step S1.

10

In step S4 of the illustrated example, the channel-errors d_k, G_k, C_k are determined by optimizing the loss-function $F(d_k, G_k, C_k)$, so as to obtain estimates of the channel-errors $\hat{d}_k, \hat{G}_k, \hat{C}_k$, which in the illustrated example is done by minimizing the function, *i.e.*:

15

$$\{\hat{d}_k, \hat{G}_k, \hat{C}_k\} = \min_{d, G, C} F(d_k, G_k, C_k) \quad \text{Eq. 2}$$

As can be seen from Eq. 2, this is a multivariable minimization. This optimization problem can be solved by conventional techniques, such as Steepest Descend (SD),
 20 Conjugated Gradient (CG) or similar. Since the exemplifying loss-function $F(d_k, G_k, C_k)$ in essence is a sum of positive factors – squares in the illustrated example – it ought to be rather smooth, in which case it might suffice with the aforementioned optimization procedures. However, other optimization procedures such as genetic algorithms might also be useful.

25

The optimization of the loss-function $F(d_k, G_k, C_k)$ in step S4 is preferably performed by means of an iterative process as schematically illustrated in Fig. 6.

Hence, in step S4a of the illustrated example, the loss-function $F(d_k, G_k, C_k)$ is
 30 provided with or updated with a batch of values from the reference signal X_0 that

was selected in step S2 and a batch of values from the signal X_k that was selected in step S3.

In step S4b of the illustrated example, it is preferred that the estimation is checked. If the estimation is unsatisfactory it is preferred that the method proceeds to step S4c.

In step S4c of the illustrated example, it is preferred that the estimates of the channel-errors $\hat{d}_k, \hat{G}_k, \hat{C}_k$ are feed back, *i.e.* feed back to the variable amplifier, the variable delay filter and the variable offset adjuster in the estimator respectively. The variable amplifier, the variable delay filter and the variable offset adjuster are then adjusted according to the received estimated channel-errors $\hat{d}_k, \hat{G}_k, \hat{C}_k$ so as to reduce or eliminate the channel-errors in the signal X_k compared to the reference signal X_0 .

The variable amplifier, the variable delay filter and the variable offset adjuster being adjusted according to the received estimated channel-errors $\hat{d}_k, \hat{G}_k, \hat{C}_k$ are then applied to the signal X_k . A new set of estimated channel-errors $\hat{d}_k, \hat{G}_k, \hat{C}_k$ are then obtained in step S4a by providing or updating the loss-function $F(d_k, G_k, C_k)$ with the signal X_k' being modified by the adjusted variable amplifier, variable delay filter and variable offset adjuster.

Each such iteration S4a, S4b, S4c can use a new batch of samples of the signal X_k from the analog-to-digital module or work with one single set of samples, depending on the amount of memory available.

25

In addition, it is preferred that the iterations continue until a satisfactory estimation has been achieved, which may *e.g.* be determined by the number of iterations performed and/or by comparing the previous set of estimated channel-errors with the new set. The optimization procedure may then be terminated when *e.g.* a certain number of iterations have been made and/or when the differences between a previous set and a new set of estimates are small enough.

30

When the estimation is found to be satisfactory in step S4b it is preferred that the method proceeds to step S5.

5 In step S5 of the illustrated example, a satisfactory estimation has been achieved and the channel-errors d_k, G_k, C_k or a suitable representation thereof can be calculated from the final estimation $\hat{d}_k, \hat{G}_k, \hat{C}_k$ of the channel-errors. The channel-errors d_k, G_k, C_k or suitable representations thereof are then provided to the reconstruction module 30.

10 Suitable reconstruction modules are well known *per se* by those skilled in the art. Typically such reconstruction modules comprises the necessary offset adjuster means, gain adjuster means and time adjuster means, which *e.g.* can be implemented by means of one or more filter banks. An example describing the principles behind such reconstruction modules can be found in the paper "Reconstruction of Nonuniformly
15 Sampled Bandlimited Signals by Means of Time-Varying Discrete-Time FIR Filters", published by Hindawi Publishing Corporation in EURASIP Journal on Applied Signal Processing, Volume 2006, Article ID 64185, pages 1-18.

20 The present invention has now been described with reference to exemplifying embodiments. However, the invention is not limited to the embodiments described above. On the contrary, the full extent of the invention is determined by the scope of the appended claims.

25

CLAIMS

1. A method for estimating a plurality of relative channel-errors (d_k, G_k, C_k) for at least one signal (X_k) with respect to a reference signal (X_0) , which signals (X_0, X_k) belong to a group of digitized signals $(X_0 - X_{N-1})$ produced by an analog-to-digital module (10) comprising a plurality of parallel and time interleaved analog-to-digital converters and received by an estimation module; wherein said method is performed by said estimation module (20) performing the steps of:
- defining (S1) a function $(F(d_k, G_k, C_k))$ representing a relationship between said reference signal (X_0) and an arbitrary signal (X_k) in said group of signals $(X_0 - X_{N-1})$;
 - selecting (S2) a first reference signal (X_0) in said group of signals $(X_0 - X_{N-1})$;
- and the further steps of:
- selecting (S3) a second signal (X_k) from the remaining signals $(X_1 - X_{N-1})$ in said group; and
 - optimizing (S4) the function $(F(d_k, G_k, C_k))$ so as to obtain an estimate $(\hat{d}_k, \hat{G}_k, \hat{C}_k)$ or a representation thereof of said plurality of relative channel-errors (d_k, G_k, C_k) ;
 - repeating said further steps for each remaining signal $(X_1 - X_{N-1})$.
2. The method according to claim 1, wherein the step of optimizing (S4) is preformed by an iterative process comprising the steps of:
- feedback (S4c) of the channel-error or channel-errors estimated in the previous iteration so as to adjust the channel-error in the sequence of the second signal (X_k) ; and
 - updating (S4a) the function $(F(d_k, G_k, C_k))$ with a sequence of the second signal (X_k) having channel-errors adjusted by said feedback;
 - repeating (S4b) said feedback and said update until a satisfactory estimation is obtained.

3. The method according to claim 1 or 2, wherein said plurality of estimated channel-errors ($\hat{d}_k, \hat{G}_k, \hat{C}_k$) is calculated by defining (S1) said function ($F(d_k, G_k, C_k)$) as a measure of the difference between said sequences with respect to said plurality of channel-errors (d_k, G_k, C_k), and by performing an optimization by minimizing (S4) the defined function ($F(d_k, G_k, C_k)$).

4. The method according to claim 2, wherein at least one of the estimated channel-errors ($\hat{d}_k, \hat{G}_k, \hat{C}_k$) is an estimated delay (\hat{d}_k) corresponding to a delay mismatch (d_k), which estimated delay (\hat{d}_k) is applied to the selected signal (X_k) using a fractional delay filter.

5. The method according to claim 4, wherein said fractional delay filter is implemented using a Lagrange, Farrow Structure or Thiran Allpass.

6. The method according to any of the preceding claims, wherein the function is

$$F(d_k, G_k, C_k) = \sum_{n=n_0}^{n_0+N-1} (y_k(n, d_k, G_k, C_k) - x_0(n))^2.$$

7. An estimation module (20) for estimating a plurality of relative channel-errors (d_k, G_k, C_k) or a representation thereof for at least one signal (X_k) with respect to a reference signal (X_0), which signals (X_0, X_k) belong to a group of digitized signals ($X_0 - X_{N-1}$) produced by an analog-to-digital module (10) comprising a plurality of parallel and time interleaved analog-to-digital converters, where said estimation module (20) is arranged to operatively receive said digitized signals ($X_0 - X_{N-1}$) and to operatively select a first reference signal (X_0) in said group of signals ($X_0 - X_{N-1}$), and

characterized by being further arranged to operatively:

- select a second signal (X_k) from the remaining signals ($X_1 - X_{N-1}$) in said group of signals;
- optimize a function ($F(d_k, G_k, C_k)$), representing a relationship between the first signal (X_0) and the second signal (X_k) so as to obtain an estimate ($\hat{d}_k, \hat{G}_k,$

\hat{C}_k) or a representation thereof of said plurality of relative channel-errors (d_k, G_k, C_k);

- repeat said selection and optimizing for each remaining signal ($X_1 - X_{N-1}$) in said group of signals.

5

8. The estimation module (20) according to claim 7, wherein the module (20) is characterized by performing said optimizing by being further arranged to operatively:

- feedback the channel-error or channel-errors estimated in the previous iteration so as to adjust the channel-error in the sequence of the second signal (X_k); and
- 10 - update the function ($F(d_k, G_k, C_k)$) with a sequence of the second signal (X_k) having channel-errors adjusted by said feedback;
- repeat said feedback and said update until a satisfactory estimation is obtained.

9. The estimation module (20) according to claim 7 or 8,

15 characterized by:

being arranged to operatively calculate said plurality of estimated channel-errors ($\hat{d}_k, \hat{G}_k, \hat{C}_k$) by utilizing a function ($F(d_k, G_k, C_k)$) defining a measure of the difference between said sequences with respect to said plurality of channel-errors (d_k, G_k, C_k), and by performing an optimization by minimizing the defined function

20 ($F(d_k, G_k, C_k)$).

10. The estimation module (20) according to claim 9, characterized by:

- being arranged to operatively estimate a plurality of channel-errors, wherein least one
- 25 of the estimated channel-errors ($\hat{d}_k, \hat{G}_k, \hat{C}_k$) is an estimated delay (\hat{d}_k) corresponding to a delay mismatch (d_k), and to apply the estimated delay (\hat{d}_k) to the selected signal (X_k) using a fractional delay filter.

11. The estimation module (20) according to claim 10,

30 characterized in that:

said fractional delay filter is implemented by using a Lagrange, Farrow Structure or Thiran Allpass.

12. The estimation module (20) according to any of claims 7-11, characterized by:

being arranged to operatively use the function:

$$5 \quad F(d_k, G_k, C_k) = \sum_{n=n_0}^{n_0+N-1} (y_k(n, d_k, G_k, C_k) - x_0(n))^2.$$

13. A system for reducing or eliminating a plurality of relative channel-errors (d_k, G_k, C_k) for at least one signal (X_k) with respect to a reference signal (X_0) , which signals (X_0, X_k) belong to a group of digitized signals $(X_0 - X_{N-1})$ produced
 10 by an analog-to-digital module (10) comprising a plurality of parallel and time interleaved analog-to-digital converters, where said system comprises an estimation module (20) according to any of the claims 7-12 being arranged to operatively receive said digitized signals $(X_0 - X_{N-1})$ and to estimate a plurality of relative channel-errors (d_k, G_k, C_k) or a representation thereof, and a reconstruction
 15 module (30), characterized by:
 being arranged to operatively apply said plurality of relative channel-errors (d_k, G_k, C_k) or a representation thereof to said selected signal (X_k) , belonging to a group of digitized signals $(X_0 - X_{N-1})$ produced by the time interleaved analog-to-
 20 digital module (10), so as to reduce or eliminate the relative channel-error (d_k, G_k, C_k) .




Fig. 1a




Fig. 1b




Fig. 2a




Fig. 2b




Fig. 3




Fig. 4

5/6




Fig. 5




Fig. 6

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE2006/000809

A. CLASSIFICATION OF SUBJECT MATTER

IPC: see extra sheet

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC: H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-INTERNAL, WPI DATA, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	ELBORNSSON, J. et al: "Blind Adaptive Equalization of Mismatch Errors in a Time-Interleaved A/D Converter System" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, January 2004, Vol. 51, No 1, pages 151-158, see chapters III-IV.	1,3,7,9,13
A	--	2,4-6,8,10-12
A	WO 2004079917 A1 (INFINEON TECHNOLOGIES AG.), 16 Sept 2004 (16.09.2004), the whole document, cited in the application	1-13
	--	

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier application or patent but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

24 January 2007

Date of mailing of the international search report

29-01-2007

Name and mailing address of the ISA/
Swedish Patent Office
Box 5055, S-102 42 STOCKHOLM
Facsimile No. +46 8 666 02 86

Authorized officer

Bo Gustavsson /OGU
Telephone No. +46 8 782 25 00

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE2006/000809

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 1401105 A1 (SIEMENS MOBILE COMMUNICATIONS S.P.A.), 24 March 2004 (24.03.2004), the whole document --	1-13
A	FU, D. et al: "A Digital Background Calibration Technique for Time-Interleaved Analog-to-Digital Converters". IEEE JOURNAL OF SOLID-STATE CIRCUITS, December 1998, Vol. 33, No. 12, pages 1904-1911. -- -----	1-13

International patent classification (IPC)

H03M 1/12 (2006.01)

H03M 1/06 (2006.01)

H03M 1/08 (2006.01)

Download your patent documents at www.prv.se

The cited patent documents can be downloaded at www.prv.se by following the links:

- In English/Searches and advisory services/Cited documents (service in English) or
- e-tjänster/anförda dokument (service in Swedish).

Use the application number as username.

The password is **EEBKEXTRNO**.

Paper copies can be ordered at a cost of 50 SEK per copy from PRV InterPat (telephone number 08-782 28 85).

Cited literature, if any, will be enclosed in paper form.

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.
PCT/SE2006/000809

WO	2004079917	A1	16/09/2004	CN	1739241	A	22/02/2006
				EP	1467713	A	20/10/2004
				SE	525470	C	01/03/2005
				SE	0300093	A	16/07/2004
				US	7084793	B	01/08/2006
				US	20060017599	A	26/01/2006
				US	20060182799	A	17/08/2006

EP	1401105	A1	24/03/2004	AT	330367	T	15/07/2006
				DE	60212389	D	00/00/0000
