

(21) Application No 9416264.1

(22) Date of Filing 11.08.1994

(30) Priority Data  
 (31) 08106251 (32) 13.08.1993 (33) US

(71) Applicant(s)  
**Harris Corporation**  
 (Incorporated in USA - Florida)  
 1025 W. Nasa Blvd., Melbourne, Florida, FL32901,  
 United States of America

(72) Inventor(s)  
**Charles E Wands**

(74) Agent and/or Address for Service  
**Ronald Van Berlyn**  
 23 Centre Heights, LONDON, NW3 6JG,  
 United Kingdom

(51) INT CL<sup>6</sup>  
**G06F 17/50**

(52) UK CL (Edition N )  
**G4A AUB**

(56) Documents Cited  
**EP 0599469 A2 EP 0204178 A2 US 4827428 A**  
**IEEE Transactions on Computer-aided Design, Vol**  
**CAD-6, No 6, Nov 87, pp 1023-1031**

(58) Field of Search  
 UK CL (Edition N ) **G4A AUB**  
 INT CL<sup>6</sup> **G06F 17/50**  
**On-line databases: INSPEC,WPI**

**(54) Interactively tailoring topography of integrated circuit layout in accordance with electromigration model-based minimum width metal and contact/via rules**

(57) An interactive electromigration rule-based topography layout adjustment method is provided as an adjunct to a computer aided design tool, in particular a design rule check (DRC) mechanism using a design rule database for defining topography parameters that conform with a given semiconductor wafer fabrication process. Using a set of customized design rule statements, a DRC program is able (Fig 7) to provide a circuit designer with the ability to identify and interactively change, as necessary, dimensions of portions of branches of interconnect (metal, contacts, vias) within an integrated circuit layout design to allow for electromigration of material statements being customized in accordance with circuit simulated-operation-derived worst-case-current conditions as applied to a prescribed set of electromigration-based minimum width rules for interconnect metal, contacts and vias




FIG. 7




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8





FIG. 10



```

relDefineEmMetalRules(
  ?material
  ?layer
  ?cutLayer
  ?labelLayer
  ?minGrid
  ?Beta
  ?M
  ?N
  ?Ea
  ?Sigma
  ?Wdelta
  ?Wsigma
  ?Win
  ?T
  ?Tsigma
  ?Jmax
  ?stepCoverage
  "Metal 1"
  "Met1"
  "fm0"
  "fm1"
  0.5
  2.0e15
  1.0
  2.0
  0.665
  0.6
  0.0
  0.25
  6.0
  0.6
  0.01
  5e5
  0.5
)
relDefineEmcontactRules(
  ?material
  ?layer
  ?metalLayers
  ?minGrid
  ?OVLmin
  ?Wmin
  ?lum_150
  ?lum_175
  "Contact"
  "Aps"
  "Met1"
  0.5
  3.0
  5.0
  0.55
  0.33
)
relDefineEmMetalRules(
  ?material
  ?layer
  ?cutLayer
  ?labelLayer
  ?minGrid
  ?Beta
  ?M
  ?N
  ?Ea
  ?Sigma
  ?Wdelta
  ?Wsigma
  ?Win
  ?T
  ?Tsigma
  ?Jmax
  ?stepCoverage
  "Metal 2"
  "Met2"
  "fm8"
  "fm2"
  0.5
  4.066e10
  0.29
  2.0
  0.49
)
relDefineEmcontactRules(
  ?material
  ?layer
  ?metalLayers
  ?minGrid
  ?OVLmin
  ?Wmin
  ?lum_150
  ?lum_175
  "Via"
  "Via"
  list("Met2" "Met1")
  0.5
  5.0
  4.0
  0.54
  0.37
)

```

FIG. 9



8/16




FIG. 11

9/16




FIG. 12

10/16




FIG. 14




FIG. 13

## SAMPLE DRC ROUTINE

```

compositeMet1=or(Met1);
cutMet1=compositeMet1 andnot fm0;
compositeMet2=or(Met2);
cutMet2=compositeMet2 andnot fm8;

compositeVia=or(Via);
trueVia=compositeVia and cutMet2 and cutMet1;
contVia=or trueVia;
compositeAps=or(Aps);
trueAps=compositeAps and cutMet1;
contAps=or trueAps;

label cutMet1 by fm1;
label cutMet2 by fm2;

connect cutMet2, cutMet1, trueVia by contVia;
connect cutMet1, trueAps by contAps;

emMet1=get_net(cutMet1,"emCheck");
emMet2=get_net(cutMet2,"emCheck");

emVia=get_net(trueVia,"emCheck");
emAps=get_net(trueAps,"emCheck");

OVLmet=drc(emMet2,emVia, 0<ext<=10, opposite);
OVLgap=drc(emVia, sep<=10, opposite);
OVLedge=grow(emVia, .5, edges);
OVL=(OVLmet or OVLgap) enclosing OVLedge;
OVLcut=emMet2 andnot OVL;
plot(get_edge(emVia inside OVLcut), "cm_ViaEdge");
plot(OVL, "cm_ViaOverlap");
plot(grow(emVia, 5), "cm_ViaRegion");
plot(compositeVia enclosing emVia, "cm_ViaContact");

OVLmet=drc(emMet1,emAps, 0<ext<=6, opposite);
OVLgap=drc(emAps, sep<=6, opposite);
OVLedge=grow(emAps, .5, edges);
OVL=(OVLmet or OVLgap) enclosing OVLedge;
OVLcut=emMet1 andnot OVL;
plot(get_edge(emAps inside OVLcut),"cm_ApsEdge")
plot(OVL, "cm_ApsOverlap");
plot(grow(emAps, 3),"cm_ApsRegion");
plot(compositeAps enclosing emAps, "cm_ApsContact");

plot(or drc(get_edge(emMet1 outside fm0), width<14.5),
"Metal1:Minimum width due to electromigration is 14.5");
plot(or dre(get_edge(emMet2 outside fm8), width<31),
"Metal2: Minimum width due to electromigration is 31");

```




FIG. 15





FIG. 16




FIG. 19




FIG. 20




FIG. 21




FIG. 22






FIG. 23




FIG. 24

# 2283117

1

## METHOD FOR INTERACTIVELY TAILORING TOPOGRAPHY OF INTEGRATED CIRCUIT LAYOUT IN ACCORDANCE WITH ELECTROMIGRATION MODEL- BASED MINIMUM WIDTH METAL AND CONTACT/VIA RULES

5           The present invention relates in general to the  
manufacture of integrated circuit architectures and is  
particularly directed to a methodology for interactively  
adjusting, as necessary, the dimensions of one or more  
portions of branches of interconnect within the topography  
10 of an integrated circuit layout, that have been tentatively  
identified as requiring greater than minimum width  
dimensions.

          Continuing improvements in semiconductor  
processing techniques employed for the layout and  
15 fabrication of integrated circuits have resulted in a  
substantial increase in the density and complexity of  
building blocks (both custom and non-application specific  
components) available to the analog and mixed  
(digital/analog) signal processing system designer. Indeed,  
20 chip architectures may employ hundreds of thousands of  
circuits to implement a prescribed signal processing  
function.

          Now although semiconductor manufacturing  
processing parameters allow the interconnect material  
25 (metal, contacts, vias), through which signal and circuit  
element bias paths are provided among respective components

of a given architecture, to be fabricated with extremely narrow line widths and thereby ostensibly realize a very compact circuit layout, performance factors and not merely density, per se, must be taken into consideration.

5           A significant influence in mean time to failure (MTF) is an undesirable, but unavoidable, effect called electromigration, which causes the original physical characteristics of a given interconnect topography to be altered in the course of operation of the circuit due to  
10 current flow through metal, vias and contacts. Specifically, electromigration is a physical phenomenon whereby, during circuit operation, metal atoms are pushed by the conducting electrons in the direction of current flow. Any divergence in the directed mass flux causes physical discontinuities in  
15 the metal that eventually leads to failure of the circuit.

          Electromigration typically manifests itself in the form of hillocks, whiskers and voids in the metallic conductive material. Because electromigration is a natural consequence of current flow through metal over time, it must  
20 be taken into account as a priority consideration before a given circuit design is fabricated; in fact, MTF for electromigration can be predicted as a function of current density and temperature.

          Using well developed electromigration models  
25 (respectively associated with metallic line, contact and via material), which limit the width of interconnect as a function of maximum current flow and temperature, circuit designers usually invest a significant amount of time identifying and verifying those portions of a circuit  
30 architecture that must have a dimension (line width) that is greater than a deterministically prescribed minimum width. Because this process is labor intensive it is error prone and is often not invoked until the end of the product development cycle, which undesirably delays completion of  
35 the circuit layout.

In accordance with the present invention, there is provided a new and improved 'automated' electromigration rule-based methodology, which provides the circuit designer with the ability to prepare a customized design rule check  
5 mechanism to identify and interactively adjust, as necessary, the dimensions of respective portions of branches of interconnect within the topography of an integrated circuit layout, so that, upon completion of the design phase of the development sequence, the circuit may be readily  
10 fabricated.

More particularly, the present invention is directed to what is effectively an adjunct to a conventional computer aided design tool, in particular a design rule check (DRC) mechanism, the engine for which is served by a  
15 design rule database for defining topography parameters that conform with a given semiconductor wafer fabrication process. The present invention provides the circuit designer with the ability to identify and interactively modify, as necessary, dimensions of those portions of branches of  
20 interconnect (metal, contacts, vias) within the topography of an integrated circuit layout, by means of a design rule check operator that has been customized in accordance with circuit operation-derived worst case current conditions as applied to a prescribed set of electromigration-based  
25 minimum width rules for interconnect metal, contacts and vias.

The invention will now be described with reference to the accompanying drawings which are given by way of example and in which:

30 Figure 1 is a simplified schematic illustration of an interconnected arrangement of active and passive circuit elements to be fabricated as an integrated circuit;

Figure 2 diagrammatically illustrates the topography of a portion of an arbitrary integrated circuit  
35 layout;

Figure 3 is a flow chart of a standard circuit simulation flow for determining maximum operating currents through respective portions of a circuit layout;

5 Figures 4 and 5 show the schematic illustration of Figure 1 that has been back-annotated with maximum current and minimum metal width values derived from the operational simulation flow of Figure 3;

10 Figure 6 diagrammatically illustrates a relatively simplified configuration of interconnect topography from which an integrated circuit topography branch is to be defined;

Figure 7 is a flow chart of the process of defining a user-specified circuit topography branch;

15 Figures 8 and 10 diagrammatically illustrate respective branch topographies associated with the flow chart of the process of Figure 7;

Figure 9 is a non-limitative example of a circuit topography parameter database employed by a CAD tool program;

20 Figure 11 is a flow chart of a routine for establishing the boundaries of a cut region;

Figure 12 diagrammatically illustrates a branch topography associated with the flow chart of the process of Figure 11;

25 Figure 13 is a flow chart of a routine for determining maximum currents through respective branches of a circuit topography;

30 Figure 14 is a multipath branch current summation diagram associated with the maximum current determination routine flow of Figure 13;

Figure 15 shows the compilation of a custom Design Rule Check (DRC) routine;

35 Figure 16 is a set of respective sub-routine flow diagrams for generating cut statements for both metal and for identifying all contact material that reside within a topography branch;

Figures 17 and 18 diagrammatically illustrate the effect of the sub-routines of Figure 16;

Figure 19 contains a set of flow listings for deriving connectivity extraction statements;

5           Figure 20 is a diagrammatical topographic illustration of the effect of the connectivity extraction routine of Figure 19;

Figure 21 is a flow diagram of details of the routine of Figure 15;

10           Figures 22, 23 and 24 diagrammatically illustrates the effect of the contact measurement routine of Figure 21 on contact geometries of a topography branch;

Figure 25 shows an array of four contacts being grown into a larger area 'contactRegion';

15           Figure 26 shows the details of a routine for creating metal verification statements;

Figure 27 is a topography branch diagram illustrating the flow routine of Figure 26;

20           Figure 28 is a process flow routine for applying electromigration rules to the branch geometries of a circuit topography layout; and

Figure 29 is a branch topography diagram illustrating the process flow routine of Figure 28.

25           Before describing in detail the interactive electromigration rule-based topography adjustment process in accordance with the present invention, it should be observed that the invention resides primarily in what is effectively an adjunct to a conventional computer aided design (CAD) tool, in particular, a design rule check program, the engine  
30 for which is served by a design rule database for defining topography parameters that conform with a given semiconductor wafer fabrication process. For purposes of a providing a non-limitative example, the DRC program with which the present invention may be used may comprise a  
35 commercially available DRC program such as PD Check, operating with a CAD system program such as Framework I,

supplied by Cadence Design Systems. As is customary in CAD systems, user interface devices, such as a menu driven graphics display and a keyboard or (point and click) mouse device, are preferably employed to facilitate the user's interactively generating and adjusting the circuit topography design layout. The details of the CAD mechanism and the design rule check program that drives the system are otherwise essentially unaffected. Consequently, the manner in which the process steps of the present invention are interfaced with the CAD/DRC program is illustrated in the drawings by readily understandable flow diagrams and associated diagrammatic illustrations of a simplified interconnect layout which graphically depict the impact of the respective steps of respective stages of the process on the layout design. Namely, only those specific details that are pertinent to the present invention are described and illustrated, so as not to obscure the disclosure with details which will be readily apparent to those skilled in the art having the benefit of the description herein.

In order to facilitate an understanding of the manner in which the present invention applies parametric data for a given circuit design to a set of electromigration rules and uses the output of the rules to identify and interactively tailor the dimensions of a circuit topography layout to satisfy the electromigration models, it is initially useful to examine the relationship between the circuit itself and the architecture of a layout through which the circuit is intended to be fabricated.

Figure 1 is a relatively simplified schematic illustration of an interconnected arrangement of active and passive circuit elements (bipolar transistors 11 and resistors 13 in the illustration), which is to be fabricated as an integrated circuit, while Figure 2 diagrammatically illustrates the topography of a portion of an arbitrary integrated circuit layout, which contains circuit element regions 15, 16, such as those that are to be diffused or

implanted in underlying semiconductor substrate or layer 21, together with associated layers 23, 24, 25 of interconnect metal, and sets of contacts and vias 31, 33. It should be observed that the circuit topography layout of Figure 2 is not intended to be representative of a layout that implements the circuit of Figure 1, but is merely intended to diagrammatically illustrate an example of a circuit layout topography that comprises an arbitrary set of interconnect metal, contact and via geometries of which a portion of an integrated circuit layout may be comprised. As is typically the case, the geometries of the interconnect metal are not necessarily configured as linear segments, but may and often have meandering shapes, as shown.

As a precursor to determining whether any portion of a given circuit layout may require a dimensional change, it is necessary to determine (both DC and transient) worst case currents flowing through respective branches of the circuit. For this purpose, as shown in the flow chart of Figure 3, a standard circuit simulation flow is prepared (STEP 301) and, in STEP 302, the simulation is run. As a non-limitative example, a circuit simulation program, such as cdsSpice, from Cadence Design Systems, may be used.

For each simulation run, the worst case (largest produced) currents obtained for each branch and component in the circuit are stored in STEP 303. For repeated or subsequent simulation runs under varying sets of circuit operating conditions, the values of the stored worst case currents are updated, so that, at the end of the simulation sequence, STEP 303 will provide a set of largest magnitude worst case currents for the circuit design of interest.

In STEPS 304, 305 and 306, the largest worst case operational currents that have been derived and stored as a result of the simulation runs are classified as DC or transient currents and are then compared with maximum design currents for the circuit. In STEPS 307, 308, whichever current is larger (either the maximum design current or the



largest worst case condition operating current  $OP$ ) is identified as the maximum operating current ( $I_{max}$ ) to be used in the interactive electromigration verification cycle to be described.

5           Once the values for the maximum worst case currents  $I_{max}$  have been derived from the flow diagram of Figure 3, these current values  $I_{max}$  and associated minimum device geometries  $W_{min}$  necessary to support such currents are back-annotated on the circuit schematic, as displayed on  
10 the user's display terminal, using an attendant graphic display device employed by the layout designer's CAD tool, with the current values and associated minimum device geometry values being displayed adjacent to the schematic devices, as diagrammatically illustrated in Figures 4 and 5,  
15 respectively.

          With the worst case currents  $I_{max}$  now specified, the process according to the present invention is ready to interactively examine a respectively defined branch of a given integrated circuit layout design and determine whether  
20 any portion of that branch requires a dimensional change (increase) in order to satisfy minimum width requirements dictated by a set of electromigration models for respective metal, contact and via materials. The process is interactive in that it responds to inputs supplied by the layout  
25 designer and highlights, on an attendant graphical display device employed by the layout designer's CAD/DRC system to define the topography of the circuit, where dimensional changes are necessary.

          Referring now to Figure 6, a relatively simplified  
30 configuration of interconnect topography from which a branch is to be defined is diagrammatically illustrated as comprising a first, generally L-shaped section 41 having a tab portion 42, and a second, generally linear section 43, respective ends 51 and 53 of which are to be electrically  
35 connected at contact regions 61 and 63 to an underlying region 71. In accordance with the first step in the process,

the physical topography of a branch of the circuit layout, as specified by the user, is precisely delimited, and the maximum current through that branch topography is derived from the maximum current ( $I_{max}$ ) data that has been obtained, as described above with reference to Figures 1, 3 and 4.

More particularly, with reference to the flow chart of Figure 7 and the diagrammatic topography illustration of Figure 8, the process of selecting a circuit layout branch begins by the user's specifying respective locations at opposite ends of the branch of interest. As will be described, not only do the end points demarcate end boundaries of the branch, but they also are employed to establish cut regions that enable the branch to be separated from the remainder of the interconnect material, whereby an accurate electro-migration analysis of the branch based upon only the maximum current associated with that branch, exclusive of other branches which intersect that branch, may be carried out.

For this purpose, in STEP 701 (using an attendant mouse device) the user selects a location, or end point, such as a point 801 that falls within the confines of the interconnect geometry as displayed on the CAD tool's graphics display device. From an associated topography layout parameter database employed by the CAD tool program, such as that illustrated in Figure 9, the process looks at the material directly beneath the coordinates of the end point selected in STEP 703 and defines a 'data' layer as comprising this material. For purposes of a non-limitative example, it will be assumed that the interconnect material lying directly beneath end point 801 is a first layer of metal denoted as 'Metal 1' (or M1).

Next, in STEP 705, all interconnect materials (objects) that overlap or abut one another in the vicinity of the selected end point (801) are effectively 'flattened' and merged together on the graphics display, so as to form a displayed continuum of M1 interconnect material at that

point. In STEP 707, the electromigration rule that is associated with the interconnect material that has been denoted in STEP 703 as the data layer beneath the end point is obtained. Non-limitative examples of electromigration 5 rules for metalization links, contacts and vias, respectively, are set forth below in Tables 1, 2 and 3. In the present example, since the data layer has been identified as Metal 1, the electromigration rule for metalization in Table 1 is specified.

10

TABLE 1

Black's Law Model (1% failure in 10 years)

$$W_{\min} = 1 / T - T\sigma \text{ (MTF)} (I_{\max}^n) / \beta e^{[E_a / (K)(TEMP)] - \alpha\sigma} [1 / (m+n)] + W_{\Delta} + W_{\sigma}$$

where:

15

$W_{\min}$	-is the minimum allowable metal width
T	-is the metal thickness
$T\sigma$	-is the metal thickness process deviation
MTF	-is the median time to fail (87600 hrs./10 20 yrs.)
$I_{\max}$	-is the maximum current through the metal line
$\beta, m, n$	-are experimental constants
$E_a$	-is the activation energy
K	-is the Boltzmann constant ( $8.62 \times 10^{-5}$ )
25 TEMP	-is the temperature (Kelvin)
$\alpha$	-is the cumulative failure constant (1%)
$\sigma$	-is the lognormal failure rate
$W_{\Delta}$	-is the metal width process delta
$W_{\sigma}$	-is the metal width process deviation

30

#### CONTACT AND VIA GROUNDRULES

The equations set forth below allow the calculation of the current through an arbitrary contact or via, when the appropriate parameters are used, (See Table 4 35 below). The first term in each of the equations below represents the minimum contact and via respectively, assuming

current flow through the leading edge only. It should be noted that the minimum contact width is  $5\mu\text{m}$ , and the minimum via width is  $4\mu\text{m}$ . The second term in each of the equations increases the allowed current for contacts or vias that are wider than the minimum allowed. The third term in each of the equations below allows for the current flow down the same fraction of the length of the contact or via, if the overlap is larger than the minimum allowed. It should also be noted that when the contact or via overlap is increased over the minimum allowed overlap, the maximum benefit, (in terms of the allowed current), occurs at 2x minimum overlap.

TABLE 2

MAXIMUM ALLOWED CURRENTS FOR CONTACTS (mA):

$$I = 1.57W_{\min}I_{\mu\text{m}} + (W - W_{\min})I_{\mu\text{m}} + [1 - (\text{OVL} - 2\text{OVL}_{\min})^2 / (\text{OVL}_{\min})^2] I_{\mu\text{m}}S(L - W_{\min})$$

TABLE 3

MAXIMUM ALLOWED CURRENTS FOR VIAS (mA):

$$I = 6.28I_{\mu\text{m}} + (W - 4)I_{\mu\text{m}} + [1 - (\text{OVL} - 10)^2 / 25] I_{\mu\text{m}}S(L - 4)$$

DEFINITIONS:

W = The dimension of the contact or via that is perpendicular to the direction of the current flow, ( $\mu\text{m}$ ). (This is not necessarily the smallest side of the contact or via.)

25

$W_{\min}$  = The smallest dimension of the contact or via, regardless of the direction of the current flow, ( $\mu\text{m}$ ).

30  $I_{\mu\text{m}}$  = The allowed current per micron of contact or via edge for the specified metal, (mA/ $\mu\text{m}$ ). (See Table 4)

- OVL = The overlap of metal-1 to the sides of a contact, or the overlap of metal-2 to the sides of a via ( $\mu\text{m}$ ).
- 5 OVL<sub>min</sub> = The minimum allowed overlap of metal-1 to the sides of a contact, or the minimum allowed overlap of metal-2 to the sides of a via, ( $\mu\text{m}$ ).
- 10 S = The number of sides of the contact or via with a larger than the minimum allowed overlap. (1 or 2 only.)
- L = The contact or via length in the direction parallel to the current flow ( $\mu\text{m}$ ).

15

TABLE 4CONSTANTS FOR THE MAXIMUM ALLOWED CURRENTEQUATIONS FOR CONTACTS AND VIAS

20

PROCESS TECHNOLOGY	METALLIZATION OPTION	W <sub>min</sub> ( $\mu$ ,)	OVL <sub>min</sub> ( $\mu\text{m}$ )	$\frac{I_{\mu\text{m}} (\text{mA}/\mu\text{m})}{150^{\circ}\text{C}175^{\circ}\text{C}}$	
25 EBHF	Al to Si (SLM)	5.0	3.0	0.20	0.13
EBHF	Al-1% Cu to Si (SLM)	5.0	3.0	0.82	0.53
30 EBHF	Al-1% Si-2% Cu to Si (DLM)	5.0	2.0	0.55	0.33
RF-EBHF	Al-1% Cu to Si (SLM)	3.0	1.0	0.63	0.41
35 RF-EBHF	Al-1% Si-2% Cu to Si (DLM)	3.0	2.0	0.55	0.33
EBHF & RF-EBHF	Al to Al-1% Si-2%Cu (DLM)	4.0	5.0	0.54	0.37

TABLE 5

MAXIMUM ALLOWED CURRENTS FOR THE MINIMUM CONTACT/  
VIA SIZE AND MINIMUM OVERLAP

5 (See Table 4)

PROCESS TECHNOLOGY C	METALLIZATION OPTION	<u>I (mA)</u>	
		150 deg C	175 deg C
	Al to Si (SLM)	1.59	1.00
	Al-1% Cu to Si (DLM)	6.46	4.15
15	Al-1% Si-2% Cu to Si (DLM)	4.28	2.58
	Al-1% Cu to Si (SLM)	2.98	1.91
	Al-1% Si-2% Cu to Si (DLM)	2.57	1.54
20	Al to Al-1% Si-2% Cu (DLM)	3.39	2.32

A characteristic of the DRC program used is the fact that, in order to demarcate and sever portions of interconnect from one another a region of some prescribed area is required. For this purpose, at STEP 709, the process creates a 'cut region' shown at 1001 in Figure 10 at the end point of interest - here, end point 801. The coordinates of the boundaries of the cut region are established in accordance with the process flow routine shown in Figure 11 and the accompanying diagrammatic illustration of Figure 12.

More particularly, at STEP 1101, a point inside the interconnect branch (or the merged polygon geometry produced by STEP 705) of interest where a cut is to be made is selected. In effect, for the first point 801 of Figure 8, specified previously, therefore, STEP 1101 corresponds to STEP 701. In the polygon illustration of Figure 12, at the present stage of the process, the point 801 of Figure 8 corresponds to a selected point 1210. Next, at STEP 1103,

the respective perimeter edges of the interconnect branch or polygon are identified in terms of their spatial geometry coordinates at the ends of each edge. For the example of the arbitrarily shaped eight edge polygon of Figure 12, a first polygon edge 1201 of the eight edges 1201 - 1208 is denoted by its (x,y) coordinates at opposite ends 1201-1 and 1201-2. Similarly, a second polygon edge 1202 is denoted by its (x,y) coordinates at opposite ends 1202-1 and 1202-2, where edge end 1202-1 of edge 1202 is coincident with edge end 1201-2 of edge 1201.

At STEP 1105, one of the edges of the polygon that is adjacent to the selected point (1210) is specified. For the present example, polygon edge 1204, which is shown in Figure 12 as being adjacent to point 1210, is selected. By adjacent is meant a polygon edge, a line normal to and from which passes through the selected point, without first intersecting another polygon edge. For the present example, one such edge is polygon edge 1204, where a line 1224 normal to edge 1204 passes through point 1210 without first intersecting another edge. Additional adjacent polygon edges are edges 1205 and 1207. None of the remaining polygon edges (i.e. edges 1201, 1202, 1203, 1206 and 1208) is an adjacent edge.

Next, at STEP 1107, the selected point (1210) is projected along the line 1224 perpendicular to the specified polygon edge, here edge 1204 and the projected distance between the coordinates of the selected point and the edge is determined. The cut region routine next proceeds to query STEP 1109, which inquires whether the projected distance is the lowest value thus far determined, indicating that the polygon edge of interest is the edge closest to the selected point. For the first adjacent edge selected (here edge 1204) the answer to STEP 1109 is Yes, and the coordinates of the intersection 1214 of the projection line 1224 and the polygon edge 1204 are saved in STEP 1111 as a value 'proj1'.

The cut region routine next proceeds to query STEP 1113, which inquires whether there are any additional polygon

edges which are adjacent to the selected point 1210. As noted above there are two additional edges, i.e. edges 1205 and 1207, which are adjacent to point 1210. Thus, the answer to STEP 1113 is NO, and the process proceeds to STEP 1105. STEPS 5 1105 - 1113 are repeated for edges 1205 and 1207. For edge 1205, the distance along perpendicular line 1225 between point 1210 and its intersection 1215 at edge 1205 is greater than the distance between the currently stored value for 'proj1', so that the value of 'proj1' is not updated. However, for edge 10 1207, the distance along perpendicular line 1227 between point 1210 and its intersection 1217 at edge 1207 is less than the currently stored value for 'proj1', so that the value of 'proj1' is updated to the value of the coordinates of the intersection 1217 of the perpendicular line 1227 with edge 15 1207.

With all of the adjacent edges having been processed, the answer to STEP 1113 becomes YES and the routine proceeds to step 1115 to find the next closest adjacent edge. In step 1115, the projection measurement steps described above 20 are executed, except that closet edge 1207 is excluded from the routine. From the previous sequence, it will be determined that polygon edge 1204 is the next closest, so that the coordinates of the intersection 1214 are stored in STEP 1115 as 'proj2'.

25 Next, in STEP 1117, a first line segment 1237 is drawn between the coordinates of 'proj1' and 'proj2'. In addition, a second line 1232 segment is drawn parallel to line segment 1237 and intersecting polygon edges 1204 and 1207. Line segment 1232 is defined so as to be spaced apart from 30 line segment 1237 by some prescribed nominal number of graphical numerical units. This spacing defines, together with respective portions of polygon edges 1204 and 1207, that join together line segments 1237 and 1232 at STEP 1119, a narrow strip region used by the CAD program to draw a nominal portion 35 of metal to be cut away from the interconnect, and thereby sever the interconnect into two spaced apart portions at that



point. At STEP 1121, this cut region (shown at 1001 in Figure 10) is drawn on that layer specified in the list of parameters (Figure 9) of the associated electromigration rule (here the parameter list for metal M1), denoted as the cutLayer ("fm0").

5 For an end point, here end point 801 in Figure 8, the effect is to sever one end of the branch from adjacent metal.

At the completion of step 1121 in the cut region sub-routine of Figure 11, corresponding to STEP 709 of Figure 7, the process transitions to query STEP 711 of the branch  
10 defining routine of Figure 7 to determine whether both ends of the branch have been defined. For the present stage of the process the answer to STEP 711 is NO, so that the process returns to STEP 701. The user next defines the second end  
15 point of the branch, shown in Figure 8 as end point 802 and the foregoing sequence of steps is carried out for the second end point. At the conclusion of STEP 709, a second cut region will have been drawn on the interconnect layout branch, as shown at 1002 in Figure 10. With both end point cut regions drawn, the answer to query STEP 711 will be YES, and the  
20 process proceeds to STEP 713.

At STEP 713, the user selects an arbitrary point on the branch between the end points, namely, inside the branch, as shown at 803 in Figure 8. At STEP 715, the type of interconnect material directly beneath point 803 is identified  
25 as a data layer, and in STEP 717, the electromigration rule associated with that identified data layer. In the present example, the data layer is the M1 layer. In STEP 719, from the associated M1 parameter list in Figure 9, a label "emCheck" is created for the labelLayer. As will be described, the label  
30 "emCheck" is used as a generic term to identify the composite set of materials of which the branch is formed.

At the completion of STEP 719, the process of Figure 7 proceeds to STEP 721, in order to set the maximum current through the branch. The details of STEP 721 are set forth in  
35 the sub-routine flow of Figure 13 and the accompanying multipath branch current summation diagram of Figure 14. In

order to determine the maximum branch current it is necessary to take into account currents flowing into the branch via all paths that feed the branch. The sub-routine of Figure 13 involves summing the currents that enter a respective branch  
5 from whatever the entry points to the branch, including currents specified from the operational schematic and currents not specified for a respective branch entry point.

More particularly, for a respective branch of the circuit topography the sub-routine of Figure 13 examines each  
10 and every path by way of which a current is supplied and accumulates or sums the path currents, as necessary to derive the total current through the branch. It should be noted that the precursor maximum current simulation, described above, only provides currents through devices in the respective paths  
15 between circuit nodes. The process of Figures 13 and 14 looks at paths, not currents through or into devices.

The sub-routine starts at STEP 1301, which looks at a respective branch of the layout, here the first branch denoted as branch 1401 in the branch layout diagram of Figure  
20 14, and enters the maximum current  $I_{max}$  for that path. Namely, at STEP 1301, the value of  $I_{max}$  for a first branch 1401 (e.g. 1mA) is obtained. At STEP 1303 of the routine, an inquiry is made as to whether or not the accumulator (the contents of which are initially cleared or set to zero) should be used for  
25 the branch. Since, from the layout, branch 1401 receives only a single known value (1mA in the illustrated example), there is no need to use the accumulator, so the answer to STEP 1303 is NO, and the routine transitions to STEP 1305. At STEP 1305, the present contents of the accumulator are incremented (from  
30 zero) by the supplied current value  $I_{max}$ , for use with summation branches to be described. At STEP 1307, the supplied value of  $I_{max} = 1\text{mA}$  is set for branch 1401 at the value entered at STEP 1301. Once the maximum current value for the first branch 1401 is established, the process proceeds to the  
35 compilation of a custom DRC routine in Figure 15, described below.

For the topography example of Figure 14, after processing the first branch 1401, the process transitions to the second branch 1402 to determine its maximum current value  $I_{max}$ . Again, at the first STEP 1301, which now looks at the  
5 second branch of the layout, denoted as branch 1402 in the branch layout diagram of Figure 14, and enters the maximum current ( $I_{max} = 1mA$  in the present example) for that path. At STEP 1303 of the routine, an inquiry is again made as to whether or not the accumulator (the contents of which are now  
10 set at  $1mA$ ) should be used for the branch. Since, from the layout, branch 1402 receives only a single known value ( $1mA$  in the illustrated example), there is no need to use the accumulator, so the answer to STEP 1303 is NO, and the routine transitions to STEP 1305. At STEP 1305, the present contents  
15 of the accumulator ( $1mA$ ) are incremented by the supplied current value of  $I_{max} = 1mA$  for the second branch, for use with summation branches to be described. At STEP 1307, the supplied value of  $I_{max} = 1mA$  is set for branch 1402 at the value entered at STEP 1301.

20 Once the maximum current value for the second branch 1402 is established, the process proceeds to the compilation of the custom DRC routine in Figure 15.

After processing the second branch 1402, the process transitions to the third branch 1403 to determine its maximum  
25 current value  $I_{max}$ . Again, at the first STEP 1301, which now looks at the third branch of the layout, denoted as branch 1403 in the branch layout diagram of Figure 14, and enters the available maximum current for that path. Here, that current is unknown or not given, so that  $I_{max}$  for the third branch is  
30 initially set at zero. At STEP 1303 of the routine, an inquiry is again made as to whether or not the accumulator (the contents of which are now set at  $2mA$ ) should be used for the third branch 1403. Since, from the layout, branch 1403 receives current from a summation of upstream branches 1401  
35 and 1402, it is necessary to use the accumulator. Thus, the answer to STEP 1303 is YES, and the routine transitions to

STEP 1309. At STEP 1309, the value of  $I_{max}$  for the third branch is set at the present contents of the accumulator (2mA).

Next, STEP 1311 inquires whether the present value  
5 of the accumulator should be saved for future use in a downstream branch that requires additional accumulation from other branches of the topography. Since, as can be seen from the topography example of Figure 14, additional summation will be required, the answer to STEP 1311 is YES, attendant memory  
10 or stack (M) and an associated stack pointer (SP) are used. In particular, at STEP 1313, the value of the accumulator is pushed onto the stack ( $M[SP] = AC$ ), the stack pointer address is decremented by one ( $SP = SP - 1$ ), and the accumulator is cleared ( $AC = 0$ ).

15 At STEP 1315, an inquiry is made whether to access the stack. For the topography of Figure 14, the third branch 1403 has no additional feed paths, so that the answer to STEP 1315 is NO and, at STEP 1319, the value of  $I_{max}$  is set at the value specified in STEP 1309 (here 2mA, corresponding to the  
20 summation of the currents in branches 1401 and 1402), which establish the total maximum current for branch 1403. With the maximum current value for the third branch 1403 now established, the process proceeds to the compilation of the custom DRC routine in Figure 15.

25 After determining the branch current for the third branch 1403, the sub-routine returns to STEP 1301, which looks at the fourth branch of the layout, branch 1404, and enters the maximum current  $I_{max}$  for that branch. Namely, at STEP 1301, the value of  $I_{max}$  for a fourth branch 1404 (e.g. 1mA) is  
30 obtained. At STEP 1303 of the routine, the inquiry is again made as to whether or not the accumulator (the contents of which were cleared at STEP 1313) should be used for the branch. Since, from the layout, branch 1404 receives also only a single known value (1mA in the illustrated example), there  
35 is no need to use the accumulator. Thus, the answer to STEP 1303 is NO, and the routine transitions to STEP 1305. At STEP

1305, the present contents of the accumulator are incremented (from zero) by the supplied current value  $I_{max}$  (1mA), for use with the sixth and seventh summation branches 1406 and 1407 to be described. At STEP 1307, the supplied value of  $I_{max} = 1mA$  is set for branch 1404 at the value entered at STEP 1301. With the maximum current value for the fourth branch 1404 established ( $I_{max} = 1mA$ ), the process proceeds to the compilation of a custom DRC routine in Figure 15.

After determining the maximum current for the fourth branch 1404, the process transitions to the fifth branch 1405 to determine its maximum current value  $I_{max}$ . Again, at the first STEP 1301, which now looks at the fifth branch 1405, and enters the maximum current ( $I_{max} = 1mA$  in the example of Figure 14) for that branch. At STEP 1303 of the routine, an inquiry is again made as to whether or not the accumulator (the contents of which are now set at 1mA) should be used for the branch. Since, from the layout, branch 1405 also receives only a single known value (1mA in the illustrated example), there is again no need to use the accumulator, so the answer to STEP 1303 is NO, and the routine transitions to STEP 1305. At STEP 1305, the present contents of the accumulator (1mA) are incremented by the supplied current value of  $I_{max} = 1mA$  for the fifth branch, for use with sixth and seventh summation branches, as will be described. At STEP 1307, the supplied value of  $I_{max} = 1mA$  is set for branch 1405 at the value entered at STEP 1301. Once the maximum current value for the fifth branch 1405 is established, the process proceeds to the compilation of a custom DRC routine in Figure 15.

After processing the fifth branch 1405, the process transitions to the sixth branch 1406 to determine its maximum current value  $I_{max}$ . Here, like the third branch 1403, the current is unknown or not given, so that  $I_{max}$  for the sixth branch 1406 is initially zero at STEP 1301. At STEP 1303 of the routine, an inquiry is again made as to whether or not the accumulator (the contents of which are now set at 2mA) should be used for the third branch 1403. Since, from the layout,

branch 1403 receives current from a summation of upstream branches 1404 and 1406, it is necessary to use the accumulator. Thus, the answer to STEP 1303 is YES, and the routine transitions to STEP 1309. At STEP 1309, the value of  
5 I<sub>max</sub> for the sixth branch 1406 is set at the present contents of the accumulator (2mA).

Next, STEP 1311 again inquires whether the present value of the accumulator should be pushed on the stack. Since, as can be seen from the topography example of Figure 14, there  
10 are no additional branches that feed branch 1406, the answer to STEP 1311 is NO. Thus, the process proceeds to STEP 1315, the answer to which is YES. Then, in STEP 1317, the process accesses the memory or stack and sets the accumulator to its current value (2mA) plus the value 'popped' off the stack  
15 (also 2mA), so that the contents of the accumulator are increased to 4mA. Next, at STEP 1319, the value of I<sub>max</sub>, previously set at STEP 1309 at 2mA is defined as the maximum current for the sixth branch. With the maximum current value for the sixth branch 1406 is established, the process proceeds  
20 to the compilation of a custom DRC routine for branch 1406 in Figure 15.

After processing the sixth branch 1406, the process transitions to the seventh branch 1407 to determine its maximum current value I<sub>max</sub>. Again, at the first STEP 1301, the  
25 routine looks at the seventh branch 1407 of the layout and enters the available maximum current for that path. Here, like the third branch 1403 and the sixth branch 1406, the current is unknown or not given, so that I<sub>max</sub> for the seventh branch 1407 is initially set at zero. At STEP 1303 of the routine, an  
30 inquiry is again made as to whether or not the accumulator (the contents of which are now set at the current total derived from branches 1403 and 1406) should be used for the seventh branch 1407. Since, from the layout, branch 1407 receives current from a summation of upstream branches 1403  
35 and 1406, the answer to STEP 1303 is YES, and the routine transitions to STEP 1309. At STEP 1309, the value of I<sub>max</sub> for

the seventh branch is set at the present contents of the accumulator (presently set at 4mA).

Next, STEP 1311 again inquires whether the present value of the accumulator should be saved for future use in a downstream branch that requires additional accumulation from other branches of the topography. Since, as can be seen from the topography example of Figure 14, there are no remaining branches, the answer to STEP 1311 is NO and the process proceeds to STEP 1315. At STEP 1315, an inquiry is made whether to access the stack. For the topography of Figure 14, the seventh branch 1407 has no additional feed paths, so that the answer to STEP 1315 is NO and the value of I<sub>max</sub> is set at the value specified in STEP 1309 (here 4mA, corresponding to the accumulator total of the currents in branches 1403 and 1406, which establish the total maximum current for the seventh branch 1407. With the maximum current value for the sixth branch 1407, the process proceeds to the compilation of a custom DRC routine in Figure 15.

Once a respective branch has been defined and its maximum current determined in accordance with the processing flow of Figures 7 - 14, the methodology of the present invention proceeds to compile a set of customized Design Rule Check (DRC) statements, which can be executed by the DRC, an example of which is set forth in Figure 15. The customized DRC statements, such as those listed in Figure 15, are compiled in accordance with the physical topography of the defined branch and the maximum current through the branch, and the electromigration rules for respective interconnect materials comprising the branch. Both the path of current flow through the branch and electromigration-specific measurement parameters that simplify adjustment of dimensions of one or more portions of the branch topography are derived.

The first step in the DRC statement compilation routine shown in Figure 15 is to create DRC 'cut' statements, through the execution of which the branch is severed or 'cut' from the remainder of the interconnect topography. As

described previously with reference to the flow routine of Figure 7 and as depicted in the branch topography diagram of Figure 10, end points of the branch are employed to demarcate nominally thin cut regions at the severance points. The DRC  
5 cut statements are generated to define executable instructions for cutting the branch away from the remainder of the interconnect topography.

Figure 16 contains respective sub-routine flow diagrams for generating cut statements for both metal (Part 1)  
10 and for identifying all contact material that resides within the branch of interest (Part 2). In the metal sub-routine (Part 1), at STEP 1601, all of the metal of the branch is assembled into a composite metal continuum by logically combining (ORing) all the metals in the electromigration  
15 parameter listings of Figure 9 that correspond to 'layer'. For the present example, there are two metals - Metal 1 (M1) and Metal 2 (M2) within the branch. In STEP 1603, the cut metal, i.e. the intended branch, is defined as that portion of the composite metal obtained from STEP 1603 resulting from a  
20 logical (Boolean) 'ANDNOT' operation on the composite metal with that portion of the interconnect metal corresponding to the identity 'cutLayer' in Figure 9. Namely, the ANDNOT operation of STEP 1603 serves to exclude from the composite metal layer the cut regions defined in STEP 1119 of the sub-  
25 routine of Figure 11. What remains is a region of 'cut metal', i.e. the intended branch severed from the interconnect metal.

Shown at Part 2 of Figure 16 is a contact subroutine for identifying all of the contact material that lies within the confines of the 'cut metal' (severed branch), but excludes  
30 contact material lying outside the branch. At STEP 1604, all of the contact material of a respective layer is combined into 'composite contact' material by logically combining (ORing) those contact materials in the parameter listings of Figure 9 that correspond to the parameter 'layer'. Next, in STEP 1606,  
35 all of the contact material within the severed branch only, or 'true' contact material, is that obtained by logical ANDing



the composite contact material derived in STEP 1604 with the 'cut metal' obtained in step 1603 (Part 1). The effect of the sub-routines of Figure 16 is diagrammatically illustrated in Figures 17 and 18, which show the branch or 'cut metal' 5 1700/1800 severed from the remaining portion of the interconnect by cut regions 1701/1702, 1801/1802.

Figure 19 contains a set of flow listings (Parts 1-4) for deriving connectivity extraction statements that serve to link, by means of a common name identifier or Net label ("emCheck"), each of the component materials of the severed 10 branch obtained in STEP 16. The effect of the connectivity extraction routine of Figure 19 is diagrammatically illustrated in Figure 20.

At STEP 1901, the label "emCheck" derived at STEP 15 719 in Figure 7 is applied to the cut metal, so as to associate a prescribed 'net' identifier with the branch. At STEP 1902, the true contact material obtained in STEP 1606, described above, is 'connected' with or associated with the cut metal, so that the label of STEP 1901 will propagate 20 throughout all of the contact material lying within the branch. In order to relate the electromigration (em) routine to all the metal within the branch, a STEP 1903 defines the branch em metal as all of the cut metal having or attached to the label "emCheck". Similarly, in order to relate the 25 electromigration (em) routine to all the contact material within the branch, a STEP 1904 defines the branch em contact material as all of the true contact material obtained from STEP 1606 having or attached to the label "emCheck".

With all of the component materials (metal and 30 contacts) of the severed branch of interest having been identified in the routine of Figure 19, the next step in the process, identified as 'create contact measurement statements' at 1503 in Figure 15, details of which are shown in the flow diagram of Figure 21, involves examining the differential 35 spacing between the edges of contacts and overlapping metal, and also the separation among adjacent contacts, in order to

eliminate from further downstream processing, those edges of a contact/via that are effectively parallel to the direction of current flow and to consider only those edges that are perpendicular to current flow.

5           The first step of the routine of Figure 21, shown at STEP 2101, and diagrammatically illustrated in Figure 22, is to look at the spacing between the side edges of a contact and adjacent metal. Figure 22 shows a respective contact 2201 and surrounding metal 2203. Contact 2201 has a width W,  
10           corresponding to a dimension perpendicular to current flow in the metal in the vicinity of the contact, represented by arrow 2205, and a length L, corresponding to a dimension parallel to current flow. In STEP 2201, the process looks at the degree of overlap of metal 2203 relative to contact 2201 and compares  
15           the degree of overlap with a prescribed value, as dictated by topography design rules.

          In the above referenced DRC program, the design rule for minimum step coverage requires that metal overlap a contact/via region by some minimum value  $OVL_{min}$  (e.g. five  
20           microns). In accordance with the present invention, use is made of this DRC rule to infer the principal direction of current flow relative to the edges of the contact.

          In particular, if the degree of overlap is greater than two times the minimum overlap ( $OVL_{min}$ ), then it is  
25           inferred that the amount of metal alongside the contact is sufficient to effectively reduce the current density on the perpendicular to the side edge of the contact by absorbing some of the current at the sides of the contact. On the other hand, if the degree of overlap is less than or equal to two  
30           times the minimum overlap ( $OVL_{min}$ ), then it is inferred that sufficient current flows into the edge of the contact perpendicular to the major direction of current flow, so that the dimensions of this edge of the contact must be evaluated in accordance with the electromigration rule set. In this  
35           second case, a region of the overlapping metal along the side edge of the contact is generated and labelled as  $OVL_{met}$ . As

will be described any contact edge alongside or contiguous with an OVLmet region is excluded from electromigration rule analysis, whereas the dimension of the contact edge orthogonal to the excluded edge is subjected to the minimum required by the electromigration rule.

To determine whether an overlap region OVLmet should be generated, the distance  $We_1$  between side edge 2211 of contact 2201 and side edge 2221 of metal layer 2203 is measured; also the distance  $We_2$  between side edge 2213 of contact 2201 and side edge 2223 of metal layer 2203 is measured. Each respective distance is compared with two times the above referenced minimum overlap quantity (OVLmin set forth in Table 3). If a respective distance measurement is less than the twice the minimum overlap quantity OVLmin (10 microns, for example), then a respective overlap metal area or region is generated alongside that edge of the contact, and identified as OVLmet. In Figure 22, respective overlap metal regions are shown in dotted lines 2231 and 2233. The use of these overlap metal regions in the selective exclusion process will be described below.

The second step of the routine of Figure 21, which is similar to STEP 2101, is shown at STEP 2103 and diagrammatically illustrated in Figure 23, looks at the relative dimensions of gaps between adjacent contacts. Figure 23 shows a respective set or array of contacts 2301, 2302, 2303 and 2304, and gaps 2311, 2312, 2313, and 2314 thereamong. In STEP 2203, the process looks at the gaps between, or degree of separation of adjacent contacts, and compares the degree of separation with a prescribed value. If the degree of separation is within two times the minimum overlap (OVLmin), referenced above, then a gap, identified as OVLgap, is generated between the contact edges. Thus, in Figure 23, if the respective separations between each pair of adjacent contacts meet the two times the minimum overlap criterion, a respective minimum overlap gap region OVLgap would be

generated at each of gaps 2311, 2312, 2313, and 2314, as shown in dotted lines.

As pointed out above, the purpose of examining the differential spacing between the edges of contacts and overlapping metal (STEP 2101), and the separation among adjacent contacts (STEP 2013), is to eliminate from further downstream processing, those edges of a contact/via that are effectively parallel to the direction of current flow and to consider only those edges that are perpendicular to current flow. Since the DRC process must use area information, rather than pure edges, it is necessary to provide some minimum area to the edges of the contact. For this purpose, the next step of the process (STEP 2105) serves to grow or slightly enlarge each of the edges of a contact of interest by some minimum grid width or thickness, denoted in STEP 2105 as minGrid.

This edge growth is diagrammatically illustrated in Figure 24 which shows a contact 2400 having side edges 2401, 2402, 2403 and 2404, adjacent to which are respective overlap regions 2411, 2412, 2413 and 2414. In the topography illustration of Figure 24, the direction of current flow is denoted by arrow 2420, which is orthogonal to edge 2401 of contact 2400. STEP 2105 grows each of edges 2401, 2402, 2403 and 2404 by the minimum grid width to produce a set of four boundary areas 2421, 2422, 2423 and 2424, respectively. Although not shown in Figure 24, it should also be noted that since STEP 2105 grows the edges of all contacts, some of the edges grown may be those of an array, such as in Figure 23, which face other contact edges rather than edge of metal.

The next step in the process, shown at STEP 2107 in Figure 21, examines the overlap metal regions OVLmet (such as regions 2231 and 2233 in Figure 22, and regions 2411, 2412, 2413 and 2414 in Figure 24), and overlap gap regions OVLgap (such as regions 2311, 2312, 2313 and 2314 in Figure 23) to determine whether such overlap regions totally enclose the grown boundary areas. If so, then the corresponding edges of the contact are to be excluded from electromigration analysis.

In the example of Figure 24, therefore, STEP 2107 is operative to label each of edges

2402, 2403 and 2404 as OVL, but not edge 2401, since the lower portion of its associated grown boundary area, shown at 2441, lies outside of OVLmet region 2411.

Next, in STEP 2109, those portions of the interconnect metal that are contiguous with edges of the contact that have been labelled as OVL are labelled as OVLcut, so that they may be excluded from the process. Thus, in the example of Figure 24, each of overlap metal regions 2412, 2413 and 2414 is labelled as OVLcut. What remains is contact edge 2401 which, as shown, is perpendicular to the direction of current flow 2420. In STEP 2111, this remaining edge is plotted as a contactEdge and stored as such in the database. In the following SEP 2113, the other edges of the contact, previously labelled as OVL in STEP 2107, are plotted as contactOverlap edges.

After plotting the contactEdge perpendicular to current flow (STEP 2111) and the overlap regions OVL (STEP 2113), the routine of Figure 21 proceeds to grow each of plural ones of contacts that are relatively close together, in particular spaced apart from one another by no more than OVLmin. The magnitude of the growth is OVLmin per edge of the contact. As a result, adjacent contacts that are within an OVLmin separation from one another will effectively grow together and form a single enlarged contact, as shown diagrammatically in Figure 25, which shows an array of four contacts 2501, 2502, 2503 and 2504 being grown into a larger area contactRegion 2510 having edges 2511, 2512, 2513 and 2514. Finally, in STEP 2117, the 'composite contact' previously defined in STEP 1604 is plotted as contactArea.

Following the creation of contact measurement statements STEP 1503 in Figure 15 (STEPS 2101 - 2117, Figure 21), the process sequence of Figure 15 proceeds to STEP 1504, to create metal verification statements, details of which are shown in the flow diagram of Figure 26 and the accompanying

topography diagram of Figure 27. In effect, the creation of metal verification statements routine involves, for each electromigration 'metal' rule, the plotting of those edges of metal of the severed branch or 'cut metal' that are not coincident with the previously cutLayer edges and which have a width less than minimum width for that metal. The electromigration rule set (or model) employed in the process may be a selected one of a plurality of rule sets, for example, the Black's Law Model of Table 1, or a military spec. model (not shown).

In the routine flow of Figure 26 (STEPS 2601 - 2610), from whichever of STEPS 2601 (or STEP 2605 in the case of a military spec. application) the largest value of minimum width ( $W$  or  $W_2$ ) is produced in accordance with the corresponding electromigration rule set is compared in STEP 2610 with the actual width (separation between the edges) of the metal layer. Wherever the metal width is less than the rule minimum width  $W$ , an error value is generated, to be used in the branch measurement routine to be described.

With metal verification statements having been defined the design rule check process now has all of the statements and associated data that it requires to apply the electromigration rules to the geometries of the topography layout and measure the physical dimensions of the branch in the direction perpendicular to current flow against the failure criteria predicted by the electromigration models. The purpose of this last step in the overall process is to graphically create or highlight error regions on the topography branch where electromigration failures will occur. In addition, the values of the dimensional changes required to bring an identified failure feature into compliance with the electromigration rules are specified on the displayed layout.

Referring now to the process flow routine of Figure 28 and the accompanying branch topography diagram of Figure 29, the DRC process is run using the customized

statements, such as those set forth in the listing in Figure 15, described above. At STEP 2801, the metal width perpendicular to the direction of current flow is checked, as shown at 2901 in Figure 29. Next, in STEP 2803, wherever the metal width being checked has a width that is less than the minimum width required by the electromigration model (e.g. as specified by an error produced at STEP 2610 in the flow routine of Figure 26, described previously), an electromigration error metal region, in the form of a highlighted boundary region, shown at 2903 in Figure 29 is generated on the topography layout of the user graphics display device. At STEP 2805, contact measurement attributes assembled in STEP 1503 in the course of creating the contact measurement statements, as detailed in the flow diagram of Figure 21, are employed to check the contact width perpendicular to current flow in accordance with the contact/via electromigration models set forth in Tables 2 and 3. Wherever the dimension of the contact edge width perpendicular to current flow is less than the minimum width specified by the electromigration rule, that contact edge is highlighted on the display as an error region, at STEP 2807.

Since the error regions that are highlighted on the displayed topography layout are derived from the application of the dimensional parameters of the original layout to the models, the user is also provided with the actual minimum width dimensions required to satisfy the failure criteria dictated by the models. The layout designer is thus able to use this data to interactively modify the dimensions of the layout (including the increasing the dimensions of the highlighted features) to create a revised layout design. Once the revised layout design has been completed, the above process is repeated against the updated layout, to confirm that all dimensions of the metal, contact and via regions of the layout satisfy their associated electro-migration models. Should any additional adjustment be necessary, the designer continues to iteratively refine the layout and rerun the program until the branch meets or

exceeds all electromigration rule-based minimum dimensional requirements. This process is carried out for all branches of the layout, as specified by the designer, so as to demonstrate that the final overall integrated circuit layout  
5 design will satisfy MTF specifications. The circuit is then fabricated in accordance with a verified topography layout.



## CLAIMS

1. A method of manufacturing an integrated circuit architecture comprising the steps of:

5 (a) preparing a preliminary layout of a topography of circuit devices and associated interconnect through which said integrated circuit architecture may be formed in semiconductor material;

10 (b) analyzing the operation of said integrated circuit to derive circuit parameters for a selected operational condition in respective branches of said integrated circuit;

15 (c) using circuit parameters derived in step (b), analyzing the topography of said preliminary layout to identify where, within any branch of said topography, a selected characteristic of said any branch of said topography fails to satisfy a prescribed operational standard of said integrated circuit;

20 (d) modifying, as necessary, said selected characteristic of one of more portions of each branch of said topography where step (c) has identified said selected characteristic as failing to satisfy said prescribed operational standard of said integrated circuit, so as to obtain a modified layout of said topography of circuit devices and associated interconnect through which said

integrated circuit architecture may be formed in semiconductor material; and

(e) forming said integrated circuit architecture in semiconductor material in accordance the modified layout  
5 of said topography of circuit devices and associated interconnect obtained in step (d).

2. A method according to claim 1, wherein step (b) comprises analyzing the operation of said integrated circuit to derive, as said circuit parameters, maximum  
10 branch currents in the respective branches of said integrated circuit, and wherein step (c) comprises, using the maximum branch currents derived in step (b), analyzing the topography of said preliminary layout to identify where, within each respective branch of said topography, a  
15 dimension of one or more portions of interconnect within said each respective branch of said topography must be increased in order to satisfy said prescribed operational standard of said integrated circuit.

3. A method according to claim 2, wherein step  
20 (c) comprises demarcating a branch of said preliminary layout and, using the maximum branch current associated with the demarcated branch and said prescribed operational standard of said integrated circuit to determine whether, within said demarcated branch, a dimension of one or more  
25 portions of interconnect within said demarcated branch must be increased in order to satisfy said prescribed operational standard of said integrated circuit.

4. A method according to claim 3, wherein step (c) comprises using the maximum branch current associated  
30 with said demarcated branch and said prescribed operational standard of said integrated circuit to determine whether, within said demarcated branch, a dimension of any of interconnect metal, contacts and vias within said demarcated branch must be increased in order to satisfy said prescribed  
35 operational standard of said integrated circuit.

5. A method according to claim 3, wherein step (c) further comprises identifying where within said demarcated branch, a dimension of one or more portions of interconnect within said demarcated branch must be increased in order to satisfy said prescribed operational standard of said integrated circuit.

6. A method according to claim 5, wherein said prescribed operational standard of said integrated circuit corresponds to a line width that is at least as large as necessary to prevent electromigration in said demarcated branch for a current as large as the maximum current through said demarcated branch over a prescribed temperature range.

7. A method according to claim 1, wherein said circuit parameters derived in step (b) correspond to maximum currents through respective branches of said preliminary layout, and wherein step (c) comprises analyzing the topography of said preliminary layout to identify where, within a branch of said layout, a dimension of any of a metal line, via or contact of said branch fails to be as large as necessary to prevent electromigration in said branch for a current as large as the maximum current through said branch over a prescribed temperature range.

8. A method according to claim 7, wherein step (c) comprises analyzing the topography of said preliminary layout in accordance with sets of electromigration rules respectively associated with respective ones of metal lines, vias and contacts of which said branches are comprised.

9. A method according to claim 8, wherein step (c) comprises demarcating a branch of said preliminary layout and, using the maximum branch current associated with the demarcated branch, said set of electromigration rules and the physical topography of the branch to determine the path of current flow through the branch and electromigration-specific attributes, through which a determination is made as to whether a dimension of one or more portions of metal, vias or contacts within said

demarcated branch must be increased in order to satisfy said prescribed operational standard of said integrated circuit.

10           10.    A method according to claim 9, wherein, in  
5    step (c), demarcating a branch of said preliminary layout  
comprises selecting spaced apart end points of said branch,  
merging successively adjacent portions of interconnect into  
an effectively continuous layer and defining respective cut  
regions at said spaced apart ends of said branch.

10           11.    A method according to claim 9, wherein step  
10    (c) comprises defining a set of cut regions at said end  
points of said branch, between which cut regions said branch  
is extracted from said topography, defining geometrical  
attributes of respective interconnect portions of which said  
extracted branch is comprised in accordance with  
15    electromigration rules respectively associated with  
materials of said respective interconnect portions,  
measuring attributes of contacts within said extracted  
branch, and determining the direction of current flow  
through said branch.

20           12.    A method of manufacturing an integrated  
circuit architecture comprising the steps of:

              (a)    preparing a preliminary layout of a  
topography of circuit devices and associated interconnect  
material through which said integrated circuit architecture  
25    may be formed in a semiconductor medium;

              (b)    analyzing the operation of said integrated  
circuit to derive circuit parameters for a selected  
operational condition in respective branches of said  
integrated circuit;

30           (c)    demarcating the topography of a branch of the  
circuit layout and, using circuit parameters derived in step  
(b), setting the maximum current through the demarcated  
branch topography;

              (d)    compiling a set of customized Design Rule  
35    Check (DRC) statements in accordance with the demarcated  
topography of the branch, the maximum current through the

branch, and electromigration rules for respective interconnect materials of which the branch is comprised, so as to determine the path of current flow through the demarcated branch topography and electromigration-specific measurement parameters to be used in the course of modifying dimensions of one or more portions of the demarcated branch topography;

(e) executing a design rule check process using the customized DRC statements compiled in step (d), and thereby determine the width of interconnect material perpendicular to the direction of current flow, and generating an electromigration error region on a plot of said demarcated branch, in response to interconnect material having a width less than the minimum width required by an associated electromigration model;

(f) modifying dimensions of the demarcated branch topography layout to create a revised layout design in which dimensions of the metal, contact and via regions satisfy associated electromigration models; and

(g) forming said integrated circuit architecture in semiconductor material in accordance the modified layout of said topography of circuit devices and associated interconnect obtained in step (f).

13. A method according to claim 12, wherein demarcating the topography of a branch of the circuit layout in step (c) comprises designating respective locations at opposite ends of the branch of interest, so as to place end boundaries of the branch and cut regions that enable the branch to be separated from the remainder of the interconnect material of the circuit topography.

14. A method according to claim 13, wherein step (c) comprises, for a selected end point, identifying interconnect material directly beneath the coordinates of the end point to establish a 'data' layer of the identified interconnect material, and merging all interconnect multiple interconnect media that overlap or abut one another in the

vicinity of the selected end point together, so as to define a continuum of interconnect material, and obtaining an electromigration rule associated with the interconnect material that has been denoted as the data layer beneath the  
5 end point.

15. A method according to claim 13, wherein step (d) comprises creating cut statements for metal and for identifying all contact material that resides within the branch of interest, through the execution of which the  
10 branch is severed from the remainder of the interconnect topography.

16. A method according to claim 15, wherein step (d) comprises generating cut statements for metal by logically combining all metals in electromigration parameter  
15 listings that correspond to the demarcated branch into a composite metal layer and excluding from the composite metal layer that portion of the interconnect metal corresponding to the cut regions.

- 38 -

**Relevant Technical Fields**

Search Examiner  
 B G WESTERN

- (i) UK Cl (Ed.N)      G4A (AUB)
- (ii) Int Cl (Ed.6)    G06F 17/50

Date of completion of Search  
 12 JANUARY 1995

**Databases (see below)**

(i) UK Patent Office collections of GB, EP, WO and US patent specifications.

(ii) ONLINE DATABASES: INSPEC, WPI

Documents considered relevant following a search in respect of Claims :-  
 1-16

**Categories of documents**

- |   |   |
|---|---|
| <b>X:</b> Document indicating lack of novelty or of inventive step.   | <b>P:</b> Document published on or after the declared priority date but before the filing date of the present application.        |
| <b>Y:</b> Document indicating lack of inventive step if combined with one or more other documents of the same category. | <b>E:</b> Patent document published on or after, but with priority date earlier than, the filing date of the present application. |
| <b>A:</b> Document indicating technological background and/or state of the art.   | <b>&amp;:</b> Member of the same patent family; corresponding document.   |

Category	Identity of document and relevant passages	Relevant to claim(s)
X,P	EP 0599469 A2 (MITSUBISHI DENKI) see whole document	1
X	EP 0204178 A2 (IBM) see whole document	1
X	US 4827428 A (DUNLOP ET AL) see whole document	1
X	IEEE Transactions on Computer-aided Design, Vol CAD-6, No. 6 November 1987, (USA), pages 1023-1031, Hall J etal, "SPIDER-a CAD system etc"	1, 2

Databases: The UK Patent Office database comprises classified collections of GB, EP, WO and US patent specifications as outlined periodically in the Official Journal (Patents). The on-line databases considered for search are also listed periodically in the Official Journal (Patents).