

US010491121B2

## (54) WINDOW COMPARATOR STRUCTURE FOR LOW POWER HYSTERETIC BUCK-BOOST DC-DC CONTROLLER

- (71) Applicant: **RENESAS ELECTRONICS** (56) **References Cited RENESAS ELECTRONICS** (56) **References Cited ELECTRONICS** (56) **ELECTRONICS ELECTRONICS** (56) **ELECTRONICS ELECTRONICS ELECTRONICS ELECTRONICS ELECT** AMERICA INC., Milpitas, CA (US)
- (72) Inventor: Gwilym Francis Luff, Great Shelford  $(GB)$
- (73) Assignee: RENESAS ELECTRONICS AMERICA INC., Milpitas, CA (US)
- $(* )$  Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35  $8,619,442 \text{ B2}$ <br>U.S.C. 154(b) by 0 days.  $8,786,270 \text{ B2}$ \*
- (21) Appl. No.: 16/174,127
- (22) Filed: Oct. 29, 2018

## (65) **Prior Publication Data**

US 2019/0131876 A1 May 2, 2019

## Related U.S. Application Data

- (60) Provisional application No. 62/578,988, filed on Oct. 30, 2017.
- 



- (52) U.S. Cl.<br>CPC ............  $H02M$  3/1582 (2013.01);  $H02M$  1/08 (2013.01); **H02M 1/083** (2013.01); H02M 3/157 (2013.01); H02M 2001/0009 (2013.01)
- (58) Field of Classification Search CPC .................. HO2M 3/156; HO2M 3/57; HO2M 2001/0025 ; HO2M 3/1584 ; HO2J 1/102

# (12) United States Patent (10) Patent No.: US 10,491,121 B2<br>Luff (45) Date of Patent: Nov. 26, 2019  $(45)$  Date of Patent:

USPC ........ 323/222, 268, 272, 282-290, 234, 235 See application file for complete search history.



Primary Examiner - Rajnikant B Patel

(74) Attorney, Agent, or Firm - Foley & Lardner LLP

## ( 57 ) ABSTRACT

The present embodiments relate generally to power control lers, and more particularly to synthetic current hysteretic control of a buck-boost DC-DC controller. In one or more embodiments, a controller includes PFM-PWM and Buck-Boost transitions with minimal circuitry and power consumption. In these and other embodiments, a window comparator structure is provided that is capable of generating control signals for use in buck, boost and buck-boost modes of operation.

## 17 Claims, 20 Drawing Sheets



## ( 56 ) References Cited

## U.S. PATENT DOCUMENTS



\* cited by examiner



































Auto-Bypass operation (Desirable)

















Nov. 26, 2019

**U.S. Patent** 



FIG. 16







![](_page_20_Figure_5.jpeg)

![](_page_21_Figure_4.jpeg)

FIG. 20

The present application claims priority to U.S. Provisional ments.<br>tent. Apply No. 62/578.988, filed Oct. 30, 2017, the FIG. 11 is a timing diagram illustrating four-state buck-Patent Appln. No. 62/578,988 filed Oct. 30, 2017, the FIG. 11 is a timing diagram illustrating four-state buck-<br>contents of which are incorporated herein by reference in  $10$  boost waveforms without an auto-bypass operati contents of which are incorporated herein by reference in  $\frac{10}{2}$  boost waveforms with their entirety

TECHNICAL FIELD<br>
TEC. 13 is another example state diagram with PFM,<br>
TEC. 13 is another example state diagram with PFM,<br>
trollers, and more particularly to synthetic current hysteretic<br>
trollers. THE .14 illustrates an exa hysteretic controller, where a switching frequency needs to example combined error amplifier, ripple summer and win-<br>be internally adjusted without the use of external or other 30 dow generator with all features according

## SUMMARY

The present embodiments relate generally to power con trollers, and more particularly to synthetic current hysteretic The present embodiments will now be described in detail<br>control of a buck-boost DC-DC controller. In one or more with reference to the drawings, which are pro control of a buck-boost DC-DC controller. In one or more with reference to the drawings, which are provided as embodiments a controller includes PFM-PWM and Buck-<br>illustrative examples of the embodiments so as to enable embodiments, a controller includes PFM-PWM and Buck-<br>Boost transitions with minimal circuitry and power con-40 those skilled in the art to practice the embodiments and sumption. In these and other embodiments, a window com-<br>
alternatives apparent to those skilled in the art. Notably, the<br>
parator structure is provided that is capable of generating<br>
figures and examples below are not mean

embodiments will become apparent to those ordinarily are necessary for an understanding of the present embodi-<br>skilled in the art upon review of the following description of 50 ments will be described, and detailed descrip

of boost to buck transitions according to embodiments.

WINDOW COMPARATOR STRUCTURE FOR FIG. 8 is a block diagram illustrating an example digital<br>LOW POWER HYSTERETIC BUCK-BOOST controller implementing a state diagram for controlling buck<br>DC-DC CONTROLLER and boost mode operati

FIG. 9 is a first example state diagram of a hysteretic<br>CROSS-REFERENCE TO RELATED <sup>5</sup> buck-boost controller according to embodiments.

APPLICATIONS FIG. 10 is another example state diagram of a hysteretic<br>buck-boost controller with PFM mode according to embodi-<br>ation claims priority to U.S. Provisional ments.

their entirety.<br>
FIG. 12 illustrates buck-boost waveforms that are enabled<br>
TECHNICAL FIELD

- 
- 
- 

clock signals. Accordingly, there is a need for a solution to FIG. 20 is a schematic diagram illustrating example multiplexed comparators with threshold averaging according to embodiments.

## DETAILED DESCRIPTION

control signals for use in buck, boost and buck-boost modes of the present embodiments to a single embodiment, but<br>of operation. other embodiments are possible by way of interchange of 45 some or all of the described or illustrated elements. Moresome or all of the described or illustrated elements. More-BRIEF DESCRIPTION OF THE DRAWINGS over, where certain elements of the present embodiments<br>can be partially or fully implemented using known compo-These and other aspects and features of the present nents, only those portions of such known components that embodiments will become apparent to those ordinarily are necessary for an understanding of the present embodispecific embodiments in conjunction with the accompanying portions of such known components will be omitted so as<br>figures, wherein:<br>FIG. 1 illustrates an example buck-boost application for a described as being implemented FIG. 1 illustrates an example buck-boost application for a described as being implemented in software should not be fully hysteretic buck-boost controller according to embodi-<br>limited thereto, but can include embodiments i fully hysteretic buck-boost controller according to embodi-<br>ments;<br>s in hardware, or combinations of software and hardware, and ents;<br>FIG. 2 is an example chip block diagram according to vice-versa, as will be apparent to those skilled in the art, embodiments. unless otherwise specified herein. In the present specifica-<br>FIG. 3 is an example block diagram of a 3-window ion, an embodiment showing a singular component should<br>comparator structure according to embodiment mparator structure according to embodiments. not be considered limiting; rather, the present disclosure is FIG. 4 is a window diagram illustrating an example buck 60 intended to encompass other embodiments including a plumode operation according to embodiments. The ratio of the same component, and vice-versa, unless explic-<br>FIG. 5 is a window diagram illustrating an example boost<br>mode operation according to embodiments.<br>FIG. 6 is a window of buck to boost transitions according to embodiments. 65 set forth as such. Further, the present embodiments encom-<br>FIG. 7 is a window diagram illustrating example aspects pass present and future known equivalents to the pass present and future known equivalents to the known components referred to herein by way of illustration.

35

10

ments are directed to an integrated FET buck-boost DC-DC below, power FETs and a voltage feedback divider can be<br>converter integrated circuit. For IoT and other low power integrated within IC 102, along with digital contro converter integrated circuit. For IoT and other low power integrated within IC 102, along with digital control from a applications it uses a minimal number of external compo-<br>host 106 (e.g. a CPU, power management IC, etc. applications it uses a minimal number of external compo-<br>nost  $106$  (e.g. a CPU, power management IC, etc.) over an<br>nents, in a straightforward application circuit. Integrated  $\,$  s  $\,$  I2C bus, for example. According t power FETs and voltage feedback divider are provided, IC 102 is able to provide a regulated voltage to a load 112 along with digital control over an i2c bus. However, the (e.g., having an output voltage VOUT from 1.6V to 6 along with digital control over an i2c bus. However, the (e.g., having an output voltage VOUT from 1.6V to 6.375V)<br>principles of the embodiments could be applied to less from a power source 110 (e.g., having an input volta

need for synthetic current hysteretic control of a buck-boost sumption requirements or where low power consumption DC-DC controller, including PFM-PWM and buck/boost would be desirable. Source 110 can be a battery, a power transitions with minimal circuitry and low power consump-<br>tion. For example, it would be desirable to avoid the extra  $15$  FIG. 2 is an internal block diagram of an example IC 102 tion. For example, it would be desirable to avoid the extra  $15$  FIG. 2 is an internal block diagram of power loss of conventional three-state buck-boost cycles, as according to the present embodiments. are needed to give constant or controlled switching fre-<br>quency and to allow voltage regulation when Vin is close to prised of FETs 202-A to 202-B. FET 202-A is the buck top quency and to allow voltage regulation when Vin is close to prised of FETs 202-A to 202-B. FET 202-A is the buck top<br>Vout. Also, there is a need to reduce the quiescent current of switch, FET 202-B is the buck bottom switc Vout. Also, there is a need to reduce the quiescent current of switch, FET 202-B is the buck bottom switch, FET 202-C is ripple generators to near zero between PFM current pulses. 20 the boost bottom switch and FET 202-D i Current hysteretic modulator implementations require Gm switch. FET 202-E is a bypass switch, as will be explained<br>amplifiers and voltage clamps to be active between PFM in more detail below.<br>pulses to maintain voltage lev current budget for an error amplifier over and above that for 25 a low Iq comparator. A separate error amplifier and ripple a low Iq comparator. A separate error amplifier and ripple combination of these components forms a controller circuit summing circuit would have to start from zero current and for a buck-boost DC-DC converter. However, it summing circuit would have to start from zero current and for a buck-boost DC-DC converter. However, it should be be active in 50 ns. Likewise, there is no current budget for noted that other embodiments of a hysteretic bu be active in 50 ns. Likewise, there is no current budget for noted that other embodiments of a hysteretic buck-bost a 'mid rail' voltage reference between PFM pulses. DC-DC converter may be comprised of only one or more of

To address these and other issues, the present embodi- 30 asynchronous digital controller 206, ripple synthesis circuit ments provide a hysteretic controller window structure pro-<br>208 and hysteretic controller analog part ments provide a hysteretic controller window structure pro-<br>
208 and hysteretic controller analog part 210. Returning to<br>
viding buck mode control, boost mode control, and buck to<br>
the example of FIG. 2, the chip is comple viding buck mode control, boost mode control, and buck to the example of FIG. 2, the chip is completed by an inductor boost and boost to buck transitions from a single hysteretic current zero crossing detector 218, low pow boost and boost to buck transitions from a single hysteretic current zero crossing detector 218, low power voltage ref-<br>variable. Only two comparators are required, similar to erence circuit (shown simply as 'Vref' 220), p variable. Only two comparators are required, similar to erence circuit (shown simply as 'Vref' 220), protection<br>previous single mode hysteretic controllers. In these and 35 circuitry 214, 216 and a digital control core 212 is equal to or slightly less than Vout. This also removes the version of the output voltage VFB, a reference voltage need for three-state buck-boost cycles. Some embodiments 40 (Vref) and a signal representing the instanta damping out the inductor open circuit ringing during PFM. them, producing a voltage error signal Verr. This is then<br>Some additional or alternative embodiments provide cycle added to the inductor current signal (Ripple) to by cycle switching from boost to buck mode, driven by 45 composite hysteretic variable Vcomp. Using a composite window comparator outputs, This allows the controller to signal is what makes the controller according to embo regulate the output voltage when Vin Vout by switching ments a hysteretic boost controller. It also gives the between buck and boost modes as required. It also adapts the ler similar dynamics to a current mode controller. buck to boost switch-over point to account for voltage drops The composite hysteretic variable Vcomp is fed into a in the inductor DC resistance and switch resistances. Other 50 3-level window comparator 320. The 3-level w additional or alternative embodiments provide a passive parator can comprise three individual comparators, or as synthetic current ripple generator applicable to buck-boost, shown in this example, it can be made of two sta synthetic current ripple generator applicable to buck-boost, shown in this example, it can be made of two standard boost and buck DC-DC converters. These and other embodi-<br>comparators 302, 304 and switched voltage referenc ments use only R, C and switch elements to produce 308. The switching of the voltage references (e.g., in accorrequired waveforms in both PWM and PFM modes, with no 55 dance with or to enable mode transitions, as will beco required waveforms in both PWM and PFM modes, with no 55 start-up delays. Yet further additional or alternative embodiments provide a low power merged circuit implementing low Iq comparator, type one error amplifier, ripple summing low Iq comparator, type one error amplifier, ripple summing at any one point in time. Accordingly, although only one and window generation functions in the current budget of a voltage reference is shown for each of referen

converter integrated circuit (IC) 102. For low-power appli- 65 threshold set by voltage reference 306, comparator 302 cations it uses a minimal number of external components, outputs a logic "high" signal, which sets the f cations it uses a minimal number of external components, outputs a logic "high" signal, which sets the flip-flop 312 such as input and output capacitors CIN and COUT, and and causes its Q output to go to logic high (and th

According to certain general aspects, the present embodi-<br>ments are directed to an integrated FET buck-boost DC-DC below, power FETs and a voltage feedback divider can be

include asynchronous digital controller  $206$ , ripple synthesis circuit  $208$  and hysteretic controller analog part  $210$ . The ' mid rail' voltage reference between PFM pulses. DC-DC converter may be comprised of only one or more of To address these and other issues, the present embodi- 30 asynchronous digital controller 206, ripple synthesis circ

more apparent below) generates three voltage thresholds (or 'window boundaries'), of which only one or two are needed low Iq comparator. A fully differential structure is used to 60 both can actually be implemented by two different voltage<br>avoid the need for a 'mid-rail' reference.<br>FIG. 1 illustrates an example system incorporating a ages

buck-boost controller according to embodiments. As will become more apparent below, when the composite<br>As can be seen, system 100 includes a buck-boost DC-DC hysteretic variable Vcomp falls below a lower voltage and causes its Q output to go to logic high (and the Qn output

when the composite hysteretic variable Vcomp rises above is rising because the inductor is connected between the input a higher voltage threshold set by voltage reference 308, voltage (VIN) and ground. When the hysteretic a higher voltage threshold set by voltage reference 308, voltage (VIN) and ground. When the hysteretic variable comparator 304 outputs a logic "high" signal, which resets 5 Vcomp reaches the middle window 506, the upper co the flip-flop 312 and causes its Q output to go to logic "low." tor 304 trips and Vcomp starts the downward ramp. The (and the Qn output to go to logic "high"). The logic "high" hysteretic variable Vcomp is the sum of a vo (and the Qn output to go to logic "high"). The logic "high" hysteretic variable Vcomp is the sum of a voltage error and signal from comparator 304 is also provided to digital current ripple. So if the output voltage is too

example buck mode operation of part 210 according to embodiments.

variable Vcomp ramps back and forth between a middle<br>window I The falling edges of the Vcomp waveform correspond to<br>window level 404 and an upper, buck window level 406 as 15 the second part of the cycle (as indicated by t shown in FIG. 4. The rising edges of the Vcomp waveform output from flip-flop 312 being a logic "low" as shown in shown in FIG. 4 correspond to the first part of a buck PWM FIG. 5), where the inductor current is falling, b shown in FIG. 4 correspond to the first part of a buck PWM FIG. 5), where the inductor current is falling, because the cycle (indicated by the Q signal output from flip-flop 312 inductor is connected between the output vol being a logic "high" as shown in FIG. 4) where the inductor and the input voltage (VIN). When the hysteretic variable current is rising because the inductor is connected between 20 Vcomp reaches the lower window 504, the l the input voltage (VIN) and output voltage (VOUT). When tor 302 trips and Vcomp starts the upward ramp. The lower<br>the hysteretic variable Vcomp reaches the upper window (boost) window 504 trip point is also acting on a sum 406, the upper comparator 304 trips, and Vcomp starts the voltage error and current ripple, so again high output voltage downward ramp. This hysteretic variable is the sum of a will lead to a lower inductor current, and a too high, the ripple sum will rise, causing the window hysteretic boost controller according to the embodiments the comparator 304 to trip at a lower inductor current. Likewise, same advantages as the hysteretic buck contr if the output voltage is too low, the ripple sum will have to The 3-window structure of the example circuit 210 shown<br>rise to a higher value to trip the comparator 304. So a low in FIG. 3 also enables two important control rise to a higher value to trip the comparator 304. So a low in FIG. 3 also enables two important controller features:<br>output voltage will produce higher inductor current, and a 30 buck/boost transitions and auto-bypass ope high output voltage a lower inductor current. This leads to example aspects of buck-boost and boost-buck transitions current mode operation, where the inductor current is pro-<br>according to embodiments will be described wit

the second part of the PWM cycle (indicated by the logic 35 converter is operating in the buck mode at time T1, but "low" level of the Q signal output by flip-flop 312 as shown thereafter the input voltage begins steadily " low" level of the Q signal output by flip-flop  $312$  as shown in FIG. 4), where the inductor current is falling, because the in FIG. 4), where the inductor current is falling, because the output voltage is equal to or lower than the input voltage, the inductor is connected between the output voltage (Vout) and inductor current can no longer rise ground. When the hysteretic variable Vcomp reaches the and will start to fall instead. Both the inductor current signal<br>lower middle window 404, the lower comparator 302 trips, 40 and the voltage error signal start to chan and Vcomp starts the upward ramp. The middle window trip direction, and the hysteretic variable Vcomp returns to the point is also acting on a sum of a voltage error and current middle window voltage 602. The converter, op point is also acting on a sum of a voltage error and current middle window voltage 602. The converter, operating in ripple, so again high output voltage will lead to a lower buck mode, cannot respond to this level crossing

This reveals several desirable properties of hysteretic controller 102 according to the present embodiments: (1) controller 102 according to the present embodiments: (1) starts a boost cycle at T3, which will ramp up the inductor<br>Current mode control dynamics, as the hysteretic variable is current quickly. When the inductor is connec Current mode control dynamics, as the hysteretic variable is current quickly. When the inductor is connected back to the the sum of a current and voltage component; (2) Self- output, it will raise the output voltage above oscillating operation, where the controller generates its own 50 voltage and restore regulation.<br>switching frequency. Not only does it not require a clock As shown in FIG. 7, a similar process ensues if the<br>source, but the are avoided; (3) No sub-harmonic instability. In a clocked but with the input voltage thereafter steadily rising. Once the current mode converter, this is caused by the interaction of input voltage is equal to or greater t current mode converter, this is caused by the interaction of input voltage is equal to or greater than the input voltage, the a potential hysteretic oscillation and a fixed clock frequency, 55 inductor current can no longe leading to a chaotic instability. As a result, no fixed (com-<br>pensation) ramp is needed, which both simplifies the modu-<br>signal and the voltage error signal start to change in the same pensation) ramp is needed, which both simplifies the modu-<br>lator and increases its gain; (4) Dual edge peak/valley direction, and the hysteretic variable Vcomp returns to the lator and increases its gain; (4) Dual edge peak/valley direction, and the hysteretic variable Vcomp returns to the control. This gives lower delay through the modulator, middle window 702. The converter cannot respond to

hysteretic variable Vcomp ramps back and forth between a<br>lot transitions to buck mode and starts a buck off cycle at time<br>lower, boost window and the middle window level, as shown T3, which will cause the inductor current

in the timing diagram of FIG. 5.<br>The rising edges of the Vcomp waveform shown in FIG. The rising edges of the Vcomp waveform shown in FIG. THG. 8 is a block diagram of an example digital controller<br>5 correspond to the firs

to go to logic low). The logic "high" signal from comparator indicated by the logic "high" level of the Q signal output by 302 is also provided to digital controller 206. Similarly, the flop 312 as shown in FIG. 5), where controller 206. Is a timing diagram for further illustrating an 10 a lower inductor current. Likewise, if the output voltage is to the ripple controller 206 . 4 is a timing diagram for further illustrating an 10 a lower in a lower inductor current. Likewise, if the output voltage is too low, the ripple sum will have to rise to a higher value to the comparator 304. So a higher output voltage leads to<br>When generating buck switching cycles, the hysteretic a lower inductor current, and vice-versa.

portional to the voltage error. to FIGS. 6 and 7.<br>The falling edges of the Vcomp waveform correspond to FIGS. 6 and 7.<br>the second part of the PWM cycle (indicated by the logic 35 converter is operating in the buck mode at inductor current, and a high output voltage will lead to a low so the hysteretic variable Vcomp falls further, until it reaches output current.<br>45 the lower (boost) window level 604. Now the DC-DC the lower (boost) window level 604. Now the DC-DC converter can take action. It transitions to boost mode and

improving phase margin and transient response.<br>
60 transition during boost mode, so the hysteretic variable<br>
Advantageously, the same example circuitry 210 shown<br>
10 in FIG. 3 can also produce boost mode cycles, when the<br>

 $206$  that can operate with part  $210$  to implement the buck

buck/boost transitions and auto-bypass operations illustrated in FIGS. 6 and 7.

Lower Crossing signal from window comparator 302 and  $\frac{10}{2}$  state machine causes the controller to transition to a the Unner Crossing signal from window comparator 304 as "Buck Off" state (e.g., by causing multiplexer the Upper Crossing signal from window comparator  $304$ , as "Buck Off" state (e.g., by causing multiplexer and On signals from flip-flop 312. The Lower switches 202 as shown in TABLE 1). and Upper window crossing signals are provided to a state  $\frac{1}{2}$  As further shown in FIG. 8, state machine 802 further mochine 802 further shown in FIG. 8. State machine 802 further mochine 802 which controls a multipl machine 802 which controls a multiplexer 804. The Q and<br>Cn signals to window generators 306 and 308<br>Cn signals are resulted to  $\frac{DWM}{dt}$  drivers 806.1 and 806.2<br>10 to enable transitions between, and operations for, buck Qn signals are provided to PWM drivers  $806-1$  and  $806-2$ . To to enable transitions between, and operations for, buck and<br>The multiplexer  $804$  determines which of switches  $202$ <br>boost mode. As described above, this can receive drive signals from drivers 806-1 and 806-2.<br>Based on the signals received from part 210 as shown in the generators and 306-2.

Buck On: Buck Off <sup>.</sup>	Switches 202-A and 202-D both closed Switches 202-B and 202-D both closed
Boost On:	Switches 202-A and 202-C both closed
Boost Off:	Switches 202-A and 202-D both closed

boost operations as described in connection with FIGS. 4 The example of FIG. 10 includes a buck mode 1002 of and 5, as well as buck/boost transitions as described in operation and a boost mode 1004 of operation, which can and 5, as well as buck/boost transitions as described in operation and a boost mode 1004 of operation, which can be connection with FIGS. 6 and 7, in accordance with the state implemented similarly to buck mode 902 and boo

mode 902 and a boost mode 904, which both respectively differs from buck mode 902 by further including a "Buck<br>include the "Off" and "On" states shown in TABLE 1. Tristate" state and boost mode 1004 differs from boost mode include the "Off" and "On" states shown in TABLE 1. Tristate" state and boost mode 1004 differs from both Starting from the example where controller is in a "Buck 904 by further including a "Boost Tristate" state. Off" state in buck mode 902, state machine 802 causes the 35 In this example, based on the signals received from part controller to stay in that state until it receives a Lower 210 as shown in FIG. 8, as well as the ZC sig window crossing signal from comparator 302 of part 210. detector 204, state machine 902 controls buck and boost Upon receipt of this signal, it causes the controller to mode operation (by controlling the PWM drive signals transition to the "Buck On" state (e.g., by causing multi-<br>plexer 504 to operate switches 202) gener-<br>plexer 804 to drive switches 202 as shown in TABLE 1). 40 ally as shown in TABLE 2: State machine 802 then causes the controller to stay in the "Buck On" state until it receives either an Upper window TABLE 2 crossing signal from comparator 304 of part 210 or a Lower window crossing signal from comparator 304 of part 210. If<br>it receives the Upper window crossing signal from comparator  $304$  of part  $210$ , state machine  $802$  causes the controller to transition to the "Buck Off" state (e.g., by causing multiplexer  $804$  to drive switches  $202$  as shown in TABLE 1). Otherwise, if it receives the Lower window crossing signal from comparator 302 of part 210, state 50 Accordingly, as shown in FIG. 10, in an example when machine causes the controller to transition to Boost Mode the controller is in a buck mode 1002 of operation an machine causes the controller to transition to Boost Mode the controller is in a buck mode 1002 of operation and in a<br>904 and a "Boost On" state (e.g., by causing multiplexer 804 "Buck Off" state, state machine 802 can cau 904 and a "Boost On" state (e.g., by causing multiplexer 804 "Buck Off" state, state machine 802 can cause a transition to to drive switches 202 as shown in TABLE 1). <br>a "Buck On" state similarly as described above in conn

"Boost On" state of boost mode 904, state machine 802 55 state in buck mode 1002, upon receipt of a ZC signal from causes the controller to stay in the "Boost On" state until it detector 204, state machine 802 can instead receives an Upper window crossing signal from comparator controller to transition to a "Buck Tristate" state (e.g., by 304 of part 210. Upon receipt of the Upper window crossing causing multiplexer 804 to drive switches 20 signal from comparator 304 of part 210, state machine  $802$  TABLE 2). State machine  $802$  can then cause the controller causes the controller to transition to the "Boost Off" state  $\omega$  to remain in the "Buck Tristate" st causes the controller to transition to the "Boost Off" state 60 to remain in the "Buck Tristate" state until the lower  $(e.g., by causing multiplexer 804 to drive switches 202 as crossing signal from comparator 302 in part 210 is received.$ shown in TABLE 1). State machine 802 then causes the Upon receipt of this signal, state machine 802 can cause a controller to stay in the "Boost Off" state until it receives transition to the "Buck On" state similarly as d controller to stay in the "Boost Off" state until it receives transition to the "Buck On" state similarly as described either a Lower window crossing signal from comparator  $302$  above in connection with buck mode  $902$ . of part 210 or an Upper window crossing signal from 65 Likewise, in an example when the controller is in a boost comparator 304 of part 210. If it receives the Lower window mode 1004 of operation and in a "Boost Off" state crossing signal from comparator 302 of part 210, state

and boost operations shown in FIGS. 4 and 5, as well as the machine 802 causes the controller to transition to the "Boost buck/boost transitions and auto-bypass operations illustrated On" state (e.g., by causing multiplexe FIGS. 6 and 7.<br> **202** as shown in TABLE 1). Otherwise, if it receives the As shown in this example, controller 206 receives the Upper window crossing signal from comparator 304 of part

Based on the signals received from part 210 as shown in<br>
FIG. 8, state machine 902 controls buck and boost operation<br>
(by controlling the PWM drive signals output via multi-<br>
plexer 504 to operate switches 202) generally a TABLE 1 tri-state the appropriate output stage. Tri-stating the last the 202-A and 202-D both closed activity in normal PFM scenarios. This adds 'Tri-state' states into the state diagram.

Boost On:<br>Boost Off: Switches 202-A and 202-C both closed<br>Boost Off: Switches 202-A and 202-D both closed<br>202-A and 202-D both closed<br>25 buck-boost controller with PFM regulation mode according<br>25 buck-boost controller wit

diagram of FIG. 9.<br>As can be seen, state machine 802 implements a buck of FIG. 9. However, as shown in FIG. 10, buck mode 1002<br>mode 902 and a boost mode 904, which both respectively differs from buck mode 902 by further in

Buck On: Buck Off:	Switches 202-A and 202-D both closed Switches 202-B and 202-D both closed
Buck Tristate:	Switch 202-D only closed
Boost On:	Switches 202-A and 202-C both closed
Boost Off:	Switches 202-A and 202-D both closed
Boost Tristate:	Switch 202-A only closed

drive switches 202 as shown in TABLE 1). a "Buck On" state similarly as described above in connec-<br>As further shown in FIG. 9, when the controller is in the tion with buck mode 902. However, during a "Buck Off" tion with buck mode 902. However, during a "Buck Off" state in buck mode 1002, upon receipt of a ZC signal from

mode 1004 of operation and in a "Boost Off" state in boost mode 1004, state machine 802 can cause a transition to a

"Boost On" state similarly as described above in connection window voltage 1102 and the upper boost window voltage with buck mode 904. However, during a "Boost Off" state, 1104. This has several disadvantages: (1) It has h upon receipt of a ZC signal from detector 204, state machine ripple, as the inductor current alternates between high and 802 can instead cause the controller to transition to a "Boost low current 'plateaus'; (2) It has hig Tristate" state (e.g., by causing multiplexer 804 to drive 5 added switching and I<sup>2</sup>R losses from the current ripple. (3)<br>switches 202 as shown in TABLE 2) State machine 802 can The switching frequency is badly defined, switches 202 as shown in TABLE 2). State machine 802 can<br>the switching frequency is badly defined, as it is depends on<br>then cause the controller to remain in the "Boost Tristate" the duration of the low slope 'plateaus' of then cause the controller to remain in the "Boost Tristate" the duration of state until the lower crossing signal from comparator  $302$  in variable Vcomp. part 210 is received. Upon receipt of this signal, state<br>machine 802 can cause a transition to the "Boost On" state <sup>10</sup> made to have a more desirable waveform as compared to the<br>FIG . 12 illustrates an example of how Vcom

binary state encoding used in the controller, in the order  $_{15}$ 

![](_page_26_Picture_259.jpeg)

an auto-bypass operation. For example, an auto-bypass transition from either 'Tri-State' state to the associated "Off" operation can occur if the input voltage is just sufficiently 25 state. This induces a negative current greater than the output voltage to sustain the IR drop across and makes the hysteretic variable Vcomp drop in sympathy.<br>
the inductor LOUT resistance and the switch 202 resis-<br>
When the hysteretic variable Vcomp crosses th tances. The converter will then stay in a state with both top lower threshold, a normal switching cycle ensues.<br>switches (202-A and 202-D) closed. It will stay in this state line embodiments, state machine 802 can still fu until the combined voltage and current conditions cause one 30 implement a break before make (BBM) function. For of the buck or boost thresholds to be crossed example, as shown in FIG. 8, the BBM function can be

function can be implemented by a timer 808. When con-<br>troller is in either the "Buck On" or "Boost Off" states state machine 802 can enter the buck or boost BBM state and start troller is in either the "Buck On" or "Boost Off" states, state machine 802 can enter the buck or boost BBM state and start<br>machine 802 starts the timer 808 If this timer 808 exceeds 35 the timer 812 whenever the controlle machine 802 starts the timer 808. If this timer 808 exceeds  $\frac{35}{12}$  the timer 812 whenever the controller is in either a buck or the auto-bypass timeout (e.g., 3 microseconds) without a boost "On" state, and the upper the auto-bypass timeout (e.g., 3 microseconds) without a boost "On" state, and the upper buck or boost window<br>transition out of the "Buck On" or "Boost Off" state state crossing signal is received. After the state machine transition out of the "Buck On" or "Boost Off" state, state crossing signal is received. After the state machine stays in machine 802 causes a transition to a "Bypass" state by either a buck or boost BBM state for a predet machine 802 causes a transition to a "Bypass" state by either a buck or boost BBM state for a predetermined time<br>causing the bypass switch 202-E to be closed (in addition to (as alerted by timer 812), the state machine 80 causing the bypass switch 202-E to be closed (in addition to (as alerted by timer 812), the state machine 802 can trans switches 202-A and 202-D). Bypass switch 202-E has a <sup>40</sup> tion from either BBM state to the associate higher resistance than the inductor LOUT, so it does not<br>conduct much DC current. Its function is to damp the LC and BBM functions to the state machine 802 results in the conduct much DC current. Its function is to damp the LC and BBM functions to the state machine 802 results in the circuit formed by the inductor LOUT input can acitance CIN example state diagram shown in FIG. 13. As can be circuit formed by the inductor LOUT, input capacitance CIN example state diagram shown in FIG. 13. As can be seen, the and output capacitance COUT. Without this the LC circuit state diagram includes similar states as shown and output capacitance COUT. Without this the LC circuit state diagram includes similar states as shown in the will 'ring' in response to any disturbance, and the converter 45 example of FIG. 10. However, as discussed abov will 'ring' in response to any disturbance, and the converter 45 example of FIG. 10. However, as discussed above, a will expend switching cycles to control the ringing. "Bypass" state is added in both the buck mode 1302 an

detector 204 and the auto-bypass timer 808, state machine<br>
Rewise, an additional check is made in both the buck and<br>
R02 controls buck and boost mode operation (by controlling 50 boost "Tristate" states to transition back 802 controls buck and boost mode operation (by controlling 50 boost "Tristate" states to transition back to the associated<br>
"Off" state when the ABS times 810 detects an ABS timeout. the PWM drive signals output via multiplexer 504 to operate "Off" state when the ABS timer 810 detects an ABS timeout.<br>Further, an additional check is made in both the buck and<br>matches 202) generally as shown in TABLE 3. switches 202) generally as shown in TABLE 3:

			"BB
Buck On:	Switches 202-A and 202-D both closed		to th
Buck Off.	Switches 202-B and 202-D both closed		
Buck Tristate:	Switch 202-D only closed		out.
Boost On:	Switches 202-A and 202-C both closed		Īt
Boost Off:	Switches 202-A and 202-D both closed		is on
Boost Tristate:	Switch 202-A only closed	60	cont
Bypass:	Switches 202-A, 202-D and 202-E closed		appr

FIG. 11 illustrates example buck-boost waveforms with-<br>out an auto-bypass operation according to embodiments. As According to certain additional aspects, the present appli-<br>can be seen, when the input voltage and output vo can be seen, when the input voltage and output voltages are 65 close to each other, Vcomp will have a tendency to "bounce" up and down between the extremes of the lower boost

machine 802 can cause a transition to the "Boost On" state<br>
similarly as described above in connection with boost mode<br>
904.<br>
The bit pattern shown on each state in FIG. 10 is the<br>
binary state encoding used in the control

shown in FIG. 8, the ABS function can be implemented by another timer 810, which can be driven by a low frequency clock (e.g., 30 kHz). State machine 802 can start the timer 20 810 whenever the controller transitions to either a buck or boost "Tri-state" state. If the state machine stays in either a buck or boost "Tri-state" state for two consecutive clock edges (as alerted by timer 810), the state machine 802 can In embodiments, state machine 802 can further implement edges (as alerted by timer 810), the state machine 802 can<br>uto-bypass operation. For example, an auto-bypass transition from either 'Tri-State' state to the associat

of the buck or boost thresholds to be crossed. example, as shown in FIG. 8, the BBM function can be As shown in the example of FIG. 8, the auto-bypass implemented by another timer 812, which can be a simple

will expend switching cycles to control the ringing. "Bypass" state is added in both the buck mode 1302 and<br>In this example, based on the signals received from part boost mode 1304, which is entered whenever the associated In this example, based on the signals received from part boost mode 1304, which is entered whenever the associated 210 as shown in FIG. 8, as well as the ZC signal from "Off" state exceeds the timeout detected by timer 808 boost "On" states whether an associated upper window TABLE 3 crossing signal is received, upon which the associated<br>55 "RBM" state is entered State machine then transitions back "BBM" state is entered. State machine then transitions back to the associated "Off" state when the BBM timer 812 times

> It should be noted that the state diagram shown in FIG. 13 is one simplified example of how an overall operation of the 60 controller can be controlled. Those skilled in the art will appreciate that actual implementations may be more complex and include multiple different layered or hierarchical

buck and boost regulation cycles must be able to regulate right up to the limiting case of bypass operation given by

and switches 202-A and 202=D. Clocked converters are the inductor current flows through the body diode. This symphic as the inductor current flows through the body diode. This symphic as the inductor current in creates a unable to do this, as they combine a fixed frequency and a creates a significant voltage between the LX2 node shown in minimum 'on' time (boost) or minimum 'off' time (buck).

synthetic current ripple (e.g. the Ripple value input shown in shown in FIG. 17. For a preferred design, the pole ( $1/RCs$ ) FIG. 3) is used. Using only resistors, capacitors and analog should be at a slightly greater frequ switches it consumes no current in the PFM configuration. (L/Rs), which is case (b) in FIG. 17.<br>Because it has no active amplifying elements, it can respond Additional or alternative embodiments of the analog part<br>immediat the capacitors are charged and discharged through the resis-<br>tors. The conventional DC-DC controllers impletors.<br>ment arithmetic operations on the ripple voltage (Ripple),

provide a well-behaved ripple signal according to embodi-<br>members input voltages (Vc1 & Vc2). Bounds on the<br>ments as described in more detail below. If the R-C time<br>inple voltage are enforced by active clamp circuits actin ments as described in more detail below. If the R-C time ripple voltage are enforced by active clamp circuits acting constant of the sense resistor R and capacitor C is equal to on Ripple and Verr. In addition, the referen constant of the sense resistor R and capacitor C is equal to on Ripple and Verr. In addition, the reference voltage Vref the L/R time constant of the inductor LOUT and its DC has to be generated and maintained. resistance, the ripple voltage (Ripple) is proportional to the 25 Mathematically,<br>inductor current. This is suitable for a buck or a boost<br> $V_{\text{Cl}} = V_{\text{err}} + V_{\text{W1}} - \text{Ripple and so on}$ converter, as either VIN or VOUT are suitable, near constant  $V_{\text{c1}} = V_{\text{err}} + V_{\text{w1}}$ - Ripple and so on<br>voltages. However, in a buck-boost controller, both ends of The 'top-down' reasoning is to note that the output the inductor are switched (and not just the single set of voltage error of a DC-DC converter appears as a voltage<br>switches 202-A and 202-B shown in FIG. 14), so the ripple 30 difference between the voltage reference and th

differential voltage. The next step is to ground the center The bottom-up reasoning starts with the design of a low<br>point N of the capacitors. Again, this does not change the power comparator that could be used without an differential voltage, but it does add low pass filtering to the amplifier to implement the PFM mode of a DC-DC concommon mode signal.<br>40 verter. In some existing designs, such a comparator com-

can be larger if the switch resistances are also spanned by the single ended output stage with high output signal swing. The current sense. This leads to the final example implementa-<br>input stage is a resistor loaded diffe current sense. This leads to the final example implementa input stage is a resistor loaded differential pair. Among other tion of circuit 208 shown in FIG. 16, where the total DC things the present applicant recognizes tha voltage drop available for current sensing is  $I^*(2^*Rdson + 45)$  mation and window generation functions can be 'stacked' Rdc), where Rdson is the resistance of the power switches into the comparator stages so they do not re Rdc), where Rdson is the resistance of the power switches<br>202 (assumed equal) and Rdc is the inductor LOUT DC<br>resistance. In embodiments, this approximately doubles the<br>sensed voltage, as both the inductor DCR and the tota 50

and corresponding switches 1602 in the ripple generator are and the ripple summer 1806 is stacked above the second driven by the same modulator output signals. The 'iTri' input 55 stage. The tapped load resistor of the sec is activated whenever either switches 202-A and 202-B are positive and negative offset voltages that set the window<br>off, or switches 202-C and 202-D are off. This resets the thresholds. The windows are formed as follows: off, or switches  $202$ -C and  $202$ -D are off. This resets the ripple voltage and maintains it at zero

The desired ripple output from 208 (i.e. Ripple provided (WinHiP-WinLoN) forms the upper Buck thres to the circuit in FIG. 3) is the differential voltage across 60 (WinLoP-WinLoN) forms the middle threshold

There are some details to explain. The first detail is switch maximum integrator output signal. This is defined by a<br>D1. The present applicant recognizes that it is preferable that voltage clamp built into the common mode D1. The present applicant recognizes that it is preferable that voltage clamp built into the common mode control 1808 of the voltage into the R-C network closely follows the voltage the first stage. The second is the maxim the voltage into the R-C network closely follows the voltage the first stage. The second is the maximum error amplifier across the inductor. Otherwise the modulator's estimate of 65 output (e.g., equivalent to Vcomp). This across the inductor. Otherwise the modulator's estimate of 65 output (e.g., equivalent to Vcomp). This is defined by the the inductor current deviates too much from the actual maximum current output of the NMOS differentia the inductor current deviates too much from the actual maximum current output of the NMOS differential pair at current, and the modulator malfunctions. When the output the input of the second stage, which is  $\pm$ Itail2. Th

 $V_{\text{in}-\text{Vout}+\text{Jout}+\text{Iout}+\text{Rout}+\text{Sow}}$  voltage of the buck-boost is very low (e.g. during soft start)<br>
the PMOS power device of switch 202-C does not work, and where ( $Rdc+Rsw$ ) is the total DC resistance of the inductor the PMOS power device of switch 202–C does not work, and the inductor current flows through the body diode. This minimum 'on' time (boost) or minimum 'off' time (buck).<br>
Moreover, the controller design above is not inherently low<br>
Iq.<br>
Accordingly, in additional or alternative embodiments, a<br>
new topology to implement circuit 208 for

FIG. 14 illustrates a conventional inductor DCR based amplified error (Verr) and window voltages (Vw1 and Vw2) current sense technique 1402, which can be adapted to 20 in the single ended voltage domain to generate the win

sions. tor's output is also a differential voltage (vRipBo-vRipBu).<br>To solve this problem, as shown in FIG. 15, in the adapted<br>DCR current sense circuit 1502, both the capacitor and A differential circuit implementation is

mmon mode signal.<br>The final step is to realize that the current sensing signal prises three differential gain stages and a differential to The final step is to realize that the current sensing signal prises three differential gain stages and a differential to can be larger if the switch resistances are also spanned by the single ended output stage with high o things the present applicant recognizes that the ripple sum-<br>mation and window generation functions can be 'stacked'

More particularly, the example schematic diagram in FIG. the error amplifier 1802 in FIG. 18 shows that it is basically<br>15 shows the ripple generator 208 and its connection to the two cascaded resistor loaded differential

(WinLoP–WinHiN) forms the lower Boost threshold<br>(WinHiP–WinLoN) forms the upper Buck threshold

to the circuit in FIG . 3 The circuit in FIG . 3  $\mu$  and the different voltage and the different integrator of the middle threshold the input of the second stage, which is  $\pm$ Itail2. The third is

,

Another clamp circuit is used in some controllers to define 20 the ripple voltage between current pulses in PFM, requiring the ripple voltage between current pulses in PFM, requiring power current budget. The comparator switching and aver-<br>current in both the clamp circuit and the Gm amplifiers. The aging scheme allows the use of low current, Current in the clamp change that its with large input referred DC offsets<br>
output voltage is zero between PFM pulses but consumes no Although the present embodiments have been particularly output voltage is zero between PFM pulses but consumes no power.

In the alternative combined circuit shown in FIG. 19, two be readily apparent to those of ordinary skill in the art that more functions are inserted into this amplifier, again without changes and modifications in the form consuming power. The first is a sample and hold function and evithout departing from the spirit and scope of the 1902 between the first and second stages. This improves present disclosure. It is intended that the appended 1902 between the first and second stages. This improves present disclosure. It is intended that the appended claims peak current control in boost operation, The next is a low 30 encompass such changes and modifications. pass filtered offset voltage that is summed with all three What is claimed is:<br>comparator outputs. This compensates for the difference in 1. A buck-boost controller comprising: comparator outputs. This compensates for the difference in 1. A buck-boost controller comp<br>the mean of the hysteretic variable between buck and boost a synthetic current variable; and the mean of the hysteretic variable between buck and boost a synthetic current variable; and operation.<br>
a window comparator structure that receives the synthetic

second stage load resistors, so the second stage is fed with a switching controller during each of a buck mode, a<br>a substantially constant bias current. As the bias currents for boost mode and a buck-boost mode of operatio a substantially constant bias current. As the bias currents for boost mode and a buck-boost mode of operation of this amplifier are in the 100 to 200 nA range, the MOS buck-boost controller using the synthetic variable. differential pairs are in deep subthreshold operation. As both 2. The buck-boost controller of claim 1, wherein the differential pairs have a 1/ptat gain, to keep the gain from the 40 window comparator structure includes:<br>error input to the output constant the first stage has a PTAT2 a first comparator for detecting a lower window cross temperature dependence. This is generated from a PTAT bias of the synthetic variable; and by the translinear power of two circuit 1906. a second comparator for detection

Additional or alternative embodiments include multi-<br>plexed comparators with offset averaging. A particular operation of the buck-boost controller. arrangement of two comparators  $2002$  is used in this design,  $50$  3. The buck-boost controller of claim 1, further compris-<br>as shown in FIG. 20. It is noted that not all window ing: as shown in FIG. 20. It is noted that not all window ing:<br>comparators are 'active' at any one time. The state machine an error amplifier that produces an error voltage based on comparators are 'active' at any one time. The state machine an error amplifier that produces an error voltage based on  $\frac{802 \text{ may be waiting for either the upper buck or lower boost}}{3 \text{ difference between a reference voltage and a feedback}}$ 

So only two comparators are implemented in the example 55 buck-boost controller; and<br>odulator shown in FIG. 20. These are multiplexed to create a summer that sums a synthetic current input and the error modulator shown in FIG. 20. These are multiplexed to create a summer that sums a synthetic current input and the error<br>the three windows. In addition, to reduce the effect of offset voltage to produce the synthetic variabl the three windows. In addition, to reduce the effect of offset voltage to produce the synthetic variable, wherein the errors, when sensing the middle window, both comparators synthetic current input is representative of an 2002 are used. Not only are their inputs shorted together, but<br>also the intermediate gain nodes. This averages the DC 60 4. The buck-boost controller of claim 2, further compris-<br>offset of the two comparators, ensuring tha window is half way between the upper and lower windows. a flip-flop that receives the detections from the first and<br>This decreases the likelihood of the modulator 'bouncing' second comparators and produces the control sign The between buck and boost modes, which creates inefficient the control signals comprising sets based on the lower buck-boost cycles. 65

The bias generator is controlled by the state machine  $802$  resets based on the upper give two bias levels. The lower, 50 nA level is used during the second comparator. to give two bias levels. The lower, 50 nA level is used during

the maximum effective input amplitude of the ripple sum-<br>
PFM and auto-bypass states. The higher 5 uA bias is used<br>
mer, which is Itail/2\*Rsum. The fourth is the maximum<br>
during PWM to reduce the propagation delay time of mer, which is Itail/2\*Rsum. The fourth is the maximum during PWM to reduce the propagation delay time of the output of the summed ripple. Seen as a current at the output comparators.

of the ripple summing differential pair this is also  $\pm$ Itail2,<br>
irrespective of the voltage error magnitude.<br>
Several example advantages of the present embodiments<br>
irrespective of the voltage error magnitude.<br>
This topo This topology guarantees two properties: (1) The ripple troller of the embodiments provides full control of a buck-<br>input component can always exceed the clamped error boost controller with the minimum of added circuitry o input component can always exceed the clamped error boost controller with the minimum of added circuitry over voltage; and (2) The summed output can always exceed the and above previous hysteretic controllers. For example, window voltage.<br>These two properties ensure that the ripple input (current 10 ripple generator, a third comparator and an input/output<br>Integration . These two properties ensure that the ripple input (current 10 ripple gene signal) can always make the output of the converter voltage window comparator. The hysteretic buck-boost conswitch—in other words, they ensure that the converter troller of the embodiments transitions between buck, boost, always operates as a current mode hysteretic converter. This auto-bypass, and PFM modes on a cycle by cycle basis, is important in boost mode operation. Without this condi-<br>tion, the ripple input could saturate before the input, causing the controller to become a voltage mode<br>hysteretic controller, and not switch at all. Voltage mode<br>hysteretic operation is allowable for a buck converter, but<br>not a buck powerter, but<br>not a boost converter.<br> error amplifier and ripple summer allows the core of the hysteretic converter to remain powered up within the nano-

her wer.<br>In the alternative combined circuit shown in FIG. 19, two be readily apparent to those of ordinary skill in the art that

The window voltages are set by voltage drops over the 35 variable and is configured to provide control signals for cond stage load resistors, so the second stage is fed with a switching controller during each of a buck mod

- 
- the translinear power of two circuit 1906.<br>
The circuit 1904 formed by a switch driven by the Buck crossing of the synthetic variable,
- mode (BuMode) signal, and the associated R and C, form the 45 wherein the first and second comparators are configured<br>low pass filtered offset voltage, which inherently tracks the vertex of the synthetic variable during ea

- window crossing, or the middle window crossing.<br>So only two comparators are implemented in the example 55 buck-boost controller; and window crossing in the example  $\frac{1}{2}$  buck-boost controller; and
	-

window crossing detected by the first comparator and resets based on the upper window crossing detected by

5

15

5. The buck-boost controller of claim 2, further compris-<br>in a summer that sums a synthetic current input and the error<br>ing first and second switched voltage references coupled to<br>the first and second comparators, respecti of the first and second switched voltage references is con-<br>figured to provide two different window reference voltages.<br>6. The buck-boost controller of claim 10, further com-<br>6. The buck-boost controller of claim 10, furth

and resets are used to determine a PWM on time of the buck-boost controller.

10 and second switched voltage references is configured to based on the lower window crossing detected by the provide a buck window reference voltage during the buck  $\frac{10}{10}$  first comparator and resets based on the upper provide a buck window reference voltage during the buck first comparator and resets based on the upper mode of operation and a boost window reference voltage crossing detected by the second comparator.

an auto-bypass operation for transitioning between the buck mode of operation and the boost mode of operation.

10. A buck-boost controller comprising:<br>a synthetic current variable;

- 
- 
- 
- crossing of the synthetic variable,<br>wherein the first and second comparators are configured<br>to receive different window reference voltages to com-<br>pare with the synthetic variable during each of a buck<br>mede and a hunder of mode, a boost mode and a buck-boost mode of opera-<br> $\frac{30}{17}$  The buck-boost controller of claim 10, where

voltage representative of an output voltage of the operation. buck-boost controller; and

a flip-flop that receives the detections from the first and second window comparators and that produces sets 7. The buck-boost controller of claim 5, wherein the first second window comparators and that produces sets<br>d second switched voltage references is configured to based on the lower window crossing detected by the

during the boost mode of operation.<br> **a**. The buck - boost controller of claim 12, wherein the sets and resets are used to determine a PWM on time of the sets

8. The buck-boost controller of claim 2, wherein the<br>different window reference voltages are generated using<br>differential voltages provided by a ripple generator.<br>9. The buck-boost controller of claim 1, wherein the<br>window control signals that cause the switching controller to perform to the first and second comparators, respectively, wherein<br>an auto-bypass operation for transitioning between the buck each of the first and second switched vo 20 configured to provide two different window reference voltages.

a synthetic current variable;<br>
a first comparator for detecting a lower window crossing<br>
first and second switched voltage references is configured to<br>
first and second switched voltage references is configured to of the synthetic variable; and second comparator for detecting an upper window  $25 \mod 25$  and second space of operation and a boost window reference voltage during the buck

tion of the buck - boost and a state session mode of operating  $\frac{30}{17}$ . The buck-boost controller of claim 10, wherein the tion of the buck-boost controller. The buck - first and second comparators are configured to p 11. The buck-boost controller of claim 10, further com-<br>prising control signals that cause a switching controller of the<br>prising: buck-boost controller to perform an auto-bypass operation an error amplifier that produces an error voltage based on buck-boost controller to perform an auto-bypass operation<br>between the buck mode of operation and the boost mode of a difference between a reference voltage and a feedback  $\frac{35}{35}$  operation