
(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau





(10) International Publication Number WO 2009/151581 A1

(43) International Publication Date 17 December 2009 (17.12.2009)

(51) International Patent Classification: *G11C* 7/22 (2006.01)

(21) International Application Number:

PCT/US2009/003472

(22) International Filing Date:

9 June 2009 (09.06.2009)

(25) Filing Language:

English

(26) Publication Language:

English

US

(30) Priority Data:

61/131,554

9 June 2008 (09.06.2008)

(71) Applicant (for all designated States except US): APLUS FLASH TECHNOLOGY, INC. [US/US]; 1982a Zanker Road, San Jose, CA 95112 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): LEE, Peter, Wung [US/US]; 13990 Pike Road, Saratoga, CA 95070 (US). HSU, Fu-chang [US/US]; 1228 Coredelia Avenue, San Jose, CA 95129 (US). TSAO, Hsing-ya [US/US]; 1288 Roalia Avenue, San Jose, CA 95117 (US).


(74) Agent: ACKERMAN, Stephen, B.; 28 Davis Avenue, Poughkeepsie, NY 12603 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,

[Continued on next page]

(54) Title: NOR NONVOLATILE MEMORY DEVICES AND STRUCTURES



(57) Abstract: An apparatus and method for operating an array of NOR connected flash nonvolatile memory cells erases the array in increments of a page, block, sector, or the entire array while minimizing operational disturbances and providing bias operating conditions to prevent gate to source breakdown in peripheral devices. The apparatus has a row decoder circuit and a source decoder circuit for selecting the nonvolatile memory cells for providing biasing conditions for reading, programming, verifying, and erasing the selected nonvolatile memory cells while minimizing operational disturbances and preventing gate to source breakdown in peripheral devices.



ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR), AND THE CM TO THE COMMENT TO THE COMM MR, NE, SN, TD, TG).

with international search report (Art. 21(3))

NOR nonvolatile memory devices and structures

Background of the Invention

[0001] This application claims priority under 35 U.S.C. §119 to U.S. Provisional Patent Application U.S. Provisional Patent Application serial number 61/131,554, filed on June 9, 2008, which is herein incorporated by reference in its entirety.

10 [0002] This application claims priority under 35 U.S.C. §119 to U.S. Provisional Patent Application U.S. Patent Application Serial Number 61/132,122, filed on June 16, 2008, assigned to the same assignee as the present invention, and incorporated herein by reference in its entirety.

[0003] This application claims priority under 35 U.S.C. §119 to U.S.

Provisional Patent Application U.S. Patent Application Serial Number 61/132,628, filed on June 20, 2008, assigned to the same assignee as the present invention, and incorporated herein by reference in its entirety.

Related Patent Applications

5

20	[0004] 2009	U.S. Patent Application serial number 12/387,771, filed on May 7,
	[0005]	Attorney Docket AP08-005, U.S. Patent Application serial number, filed on
	[0006]	Attorney Docket AP08-007, U.S. Patent Application serial number, filed on
25	[0007]	Attorney Docket AP08-008, U.S. Patent Application serial number

Field of the Invention

5

10

15

20

25

30

[0008] This invention relates generally to nonvolatile memory array structure and operation. More particularly, this invention relates to a NOR nonvolatile memory device structures, peripheral circuits NOR nonvolatile memory devices and methods for operation of NOR nonvolatile memory devices.

Description of Related Art

[0009] Nonvolatile memory is well known in the art. The different types of nonvolatile memory include Read-Only-Memory (ROM), Electrically Programmable Read Only Memory (EPROM), Electrically Erasable Programmable Read Only Memory (EEPROM), NOR Flash Memory, and NAND Flash Memory. In current applications such as personal digital assistants, cellular telephones, notebook and laptop computers, voice recorders, global positioning systems, etc., the Flash Memory has become one of the more popular types of Nonvolatile Memory. Flash Memory has the combined advantages of the high density, small silicon area, low cost and can be repeatedly programmed and erased with a single low-voltage power supply voltage source.

[0010] The Flash Memory structures known in the art employ a charge retaining mechanism such as a charge storage phenomena and a charge trapping phenomena. The charge storage mechanism, as with a floating gate nonvolatile memory, the charge representing digital data is stored on a floating gate of the device. The stored charge modifies the threshold voltage of the floating gate memory cell determine that digital data stored. In a charge trapping mechanism, as in a Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) or Metal-Oxide-Nitride-Oxide-Silicon (MONOS) type cell, the charge is trapped in a charge trapping layer between two insulating layers. The charge trapping layer in the SONOS/MONOS devices has a relatively high dielectric constant (k) such Silicon Nitride (SiN_x).

[0011] A present day flash nonvolatile memory is divided into two major product categories such as the fast random-access, asynchronous NOR flash nonvolatile memory and the slower serial-access, synchronous NAND flash nonvolatile memory. NOR flash nonvolatile memory devices as presently designed

is the high pin-count memory with multiple external address and data pins along with appropriate control signal pins. One disadvantage of NOR flash nonvolatile memory is as the density is doubled, the number of its required external pin count increases by one due to the adding of one more external address pin. In contrast, NAND flash nonvolatile memory has an advantage of having a smaller pin-count than NOR with no address input pins. As density increases, the NAND flash nonvolatile memory pin count is always kept constant. Both main-streamed NAND and NOR flash nonvolatile memory cell structures in production today use a one charge retaining (charge storage or charge trapping) transistor memory cell that stores one bit of data as charge or as it commonly referred to as a single-level program cell (SLC). They are respectively referred as one-bit/one transistor NAND cell or NOR cell, storing a single-level programmed data in the cell.

[0012] The NAND and NOR flash nonvolatile memory provide the advantage of in-system program and erase capabilities and have a specification for providing at least 100K endurance cycles. In addition, both single-chip NAND and NOR flash nonvolatile memory product can provide giga-byte density because their highly-scalable cell sizes. For instance, presently a one-bit/one transistor NAND cell size is kept at $\sim 4\lambda^2$ (λ being a minimum feature size in a semiconductor process), while NOR cell size is $\sim 10 \ \lambda^2$. Furthermore, in addition to storing data as a single-level program cell having two voltage thresholds (Vt0 and Vt1), both one transistor NAND and NOR flash nonvolatile memory cells are able to store at least two bits per cell or two bits/one transistor with four multi-level threshold voltages (Vt0, Vt1, Vt2 and Vt03) in one physical cell.

[0013] NOR flash memories cells are arranged in an array, of rows and columns in a NOR-like structure. All the NOR Flash cells on each row share the same word line. The drain electrodes that are common to two cells on each column are commonly connected to the bit line (BL) associated with each column. Sources of each of the NOR flash cells of each of the rows of the array are commonly connected to the source lines that are commonly connected and are often connected to the ground reference voltage source.

Currently, the highest-density of a single-chip double polycrystalline [0014] silicon gate NAND flash nonvolatile memory chip is 64 Gb. In contrast, a double polycrystalline silicon gate NOR flash nonvolatile memory chip has a density of 2 Gb. The big gap between NAND and NOR flash nonvolatile memory density is a result of the superior scalability of NAND flash nonvolatile memory cell over a NOR flash nonvolatile memory. A NOR flash nonvolatile memory cell requires 5.0V drain-tosource (Vds) to maintain a high-current Channel-Hot-Electron (CHE) programming process. Alternately, a NAND flash nonvolatile memory cell requires 0.0V between the drain to source for a low-current Fowler-Nordheim channel tunneling program process. The above results in the one-bit/one transistor NAND flash nonvolatile memory cell size being only one half that of a one-bit/one transistor NOR flash nonvolatile memory cell. This permits a NAND flash nonvolatile memory device to be used in applications that require huge data storage. A NOR flash nonvolatile memory device is extensively used as a program-code storage memory which requires less data storage and requires fast and asynchronous random access.

5

10

15

20

25

30

Summary of the Invention

[0015] An object of this invention is to provide a method for operating an array of NOR connected flash nonvolatile memory cells at increments of a page, block, sector, or an entire array while minimizing operational disturbances and providing bias operating conditions to prevent gate to source breakdown in peripheral devices.

[0016] Another object of this invention is to provide a row decoder circuit for selecting nonvolatile memory cells of an array of NOR connected nonvolatile memory cells for providing biasing conditions for reading, programming, verifying, and erasing the selected nonvolatile memory cells of the array of the NOR connected nonvolatile memory cells while minimizing operational disturbances and preventing gate to source breakdown in peripheral devices.

[0017] Further, another object of this invention is to provide a source decoder circuit for selecting and providing biasing conditions to selected nonvolatile memory cells of an array of NOR connected nonvolatile memory cells for reading, programming, verifying, and erasing the selected nonvolatile memory cells of the

array of the NOR connected nonvolatile memory cells while minimizing operational disturbances and preventing gate to source breakdown of peripheral devices.

5

10

15

20

25

30

[0018] To accomplish at least one of these objects, a nonvolatile memory device includes an array of nonvolatile memory cells arranged in rows and columns. The nonvolatile memory cells are connected into a NOR configuration where the nonvolatile memory cells located on each column are connected such that the drains of each of the nonvolatile memory cells are commonly connected to a local bit line associated with each column. The nonvolatile memory cells on each row have their gates commonly connected to a word line. The nonvolatile memory cells one two adjacent rows have their sources commonly connected to a source line. The array of nonvolatile memory cells is partitioned into sectors, where each sector is placed in an isolation well of a first impurity type. Each sector of the array of the nonvolatile memory cells is divided into blocks and each block is divided into pages. Each page includes one row of the nonvolatile memory cells within each sector of each block connected to a word line.

[0019] The nonvolatile memory device has a row decoder that has a first block selector that activates when a block address indicates that a block is selected. The row decoder further includes a word line selector circuit, which based on a row address provides the word lines with word line operational voltage levels necessary for biasing the control gates of the nonvolatile memory cells for reading, programming, verifying, and erasing. The row decoder has a voltage level shifter for shifting a voltage level of a block select signal to activate pass gates to transfer the operational voltage levels to the word lines of the selected block for biasing the control gates of the nonvolatile memory cells of the block for reading, programming, verifying, and erasing the selected nonvolatile memory cells.

[0020] The nonvolatile memory device has a source decoder circuit is connected to each source line within each block to transfer necessary source biasing voltage for reading, programming, verifying, and erasing selected nonvolatile memory cells to selected source lines. The source decoder circuit has a second block selector circuit which activates for the selection of the block being addressed. The block selector circuit is connected to a source voltage level shifter that shifts the

voltage level of the block selector signals for activating pass transistors to transfer source line operational voltages to the source lines connected to the sources of the nonvolatile memory cells of the selected block for reading, programming, verifying, and erasing the selected nonvolatile memory cells.

[0021] The nonvolatile memory device has a column decoder in communication with a local bit line for providing biasing voltages for reading, programming, verifying, and erasing selected nonvolatile memory cells. The row decoder, source decoder, and column decoder provide inhibit biasing voltage levels to all the non-selected nonvolatile memory cells to minimize disturbances resulting from the reading, programming, verifying, and erasing selected nonvolatile memory cells.

5

10

15

20

25

30

[0022] For reading a selected page of the array of nonvolatile memory cells, the row decoder transfers a voltage level of the power supply voltage source (VDD) to the word line of the selected nonvolatile memory cells for a single level program. The row decoder transfers an intermediate read voltage level to the word line of the selected nonvolatile memory cells for a multiple level program. The row decoder further transfers a ground reference voltage level to the word lines of the word lines of the unselected nonvolatile memory cells. The column decoder transfers a first read biasing voltage of approximately +1.0V to the drains of the selected nonvolatile memory cells. The source decoder transfers the ground reference voltage level to the source lines of the selected nonvolatile memory cells and transfers a source line read inhibit voltage to the source lines of unselected the nonvolatile memory cells. The voltage level of the power supply voltage source is either+1.8V or +3.0V. The intermediate voltage level of the read biasing voltage is approximately +5.0V. The voltage level of the first read inhibit voltage is approximately +1.0V

[0023] For erasing a selected page of the array of nonvolatile memory cells, the row decoder transfers a very high positive erase voltage to the word line of the selected nonvolatile memory cells and transfers the ground reference voltage level to the word lines of the unselected nonvolatile memory cells of the selected block. The row decoders of the unselected blocks of nonvolatile memory cells disconnect the word lines of the unselected nonvolatile memory cells so that the very high negative

erase voltage is coupled from the isolation well of the first impurity type to the word lines of the unselected nonvolatile memory cells in unselected blocks. The source line decoder transfers the very high negative erase voltage to the selected and unselected source lines. The very high negative erase voltage is applied to the isolation well of the first impurity type. The voltage levels of the very high positive erase voltage and the very high negative erase voltage is approximately the breakdown voltage level of transistors forming the row decoder, column decoder, and the source line decoder. The voltage level of the very high positive erase voltage is from approximately +8.0V to approximately +10.0V and the voltage level of the very high negative erase voltage is from approximately -8.0V to approximately -10.0V -10.0V to approximately -8.0V.

5

10

15

20

25

30

[0024] For verifying a page erase, a selected page of the array of nonvolatile memory cells, the row decoder transfers a voltage level of a lower boundary of an erased threshold voltage level to the word line of the selected nonvolatile memory cells. The row decoder further transfers a ground reference voltage level to the word lines of the word lines of the unselected nonvolatile memory cells. The column decoder transfers a second read biasing voltage to the drains of the selected nonvolatile memory cells. The source decoder transfers the ground reference voltage level to the source lines of the selected nonvolatile memory cells and transfers a source line first read inhibit voltage to the source lines of the unselected nonvolatile memory cells. The lower boundary of an erased threshold voltage level is approximately +5.0V for the single level cell program and the multiple level cell programming. The voltage level of the power supply voltage source is either +1.8V or+ 2.3V. The voltage level of the read biasing voltage is approximately +5.0V. The voltage level of the second read voltage is pre-charged to approximately the voltage level of the power supply voltage source less a threshold voltage of an NMOS transistor. The voltage level of the first source line read inhibit voltage is approximately +1.0V. The lower boundary of an erased threshold voltage level is approximately+5.0V. The pre-charged level of the second read voltage is discharged to approximately 0.0V once the memory cell has not been successfully erased to the erased threshold voltage level is lower than the lower boundary of the erased threshold voltage level. If the nonvolatile memory cells are erased, the pre-

charged level will be maintained when the threshold voltage of the erased nonvolatile memory cells is greater than the erased threshold voltage level.

[0025] For erasing a selected block of the array of nonvolatile memory cells, the row decoder transfers a very high positive erase voltage to the word lines of the nonvolatile memory cells of the selected block. The row decoders of the unselected blocks of nonvolatile memory cells disconnect the word lines of the unselected nonvolatile memory cells so that the very high negative erase voltage is coupled from the isolation well of the first impurity type to the word lines of the unselected nonvolatile memory cells in unselected blocks. The source line decoder transfers the very high negative erase voltage to the selected and unselected source lines. The very high negative erase voltage is applied to the isolation well of the first impurity type. The voltage levels of the very high positive erase voltage and the very high negative erase voltage is approximately the breakdown voltage level of transistors forming the row decoder, column decoder, and the source line decoder. The voltage level of the very high positive erase voltage is from approximately +8.0V to approximately +10.0V and the voltage level of the very high negative erase voltage is from approximately -8.0V to approximately -10.0V.

10

15

20

25

30

[0026] For verifying a block erase, the row decoder transfers a voltage level of a lower boundary of an erased threshold voltage level to the word lines of the selected nonvolatile memory cells of the selected block. The row decoder further transfers a ground reference voltage level to the word lines of the word lines of the unselected nonvolatile memory cells of the unselected block. The column decoder transfers the second read biasing voltage to the drains of the selected nonvolatile memory cells. The source decoder transfers the ground reference voltage level to the source lines of the selected nonvolatile memory cells and transfers the first source line read inhibit voltage to the source lines of the unselected nonvolatile memory cells. The lower boundary of an erased threshold voltage level is approximately +5.0Vfor the single level cell program and the multiple level cell The voltage level of the power supply voltage source is either +1.8V programming. or +3.0V. The voltage level of the read biasing voltage is approximately +5.0V. The voltage level of the second read voltage is approximately the voltage level of the power supply voltage source less a threshold voltage of an NMOS transistor. The

voltage level of the first source line read inhibit voltage is approximately +1.0V. The lower boundary of an erased threshold voltage level is approximately+5.0V. The pre-charged level of the second read voltage is discharged to approximately 0.0V once the memory cell has not been successfully erased to the erased threshold voltage level is lower than the lower boundary of the erased threshold voltage level. If the nonvolatile memory cells are erased, the pre-charged level will be maintained when the threshold voltage of the erased nonvolatile memory cells is greater than the erased threshold voltage level.

[0027] For erasing a selected sector of the array of nonvolatile memory cells, the row decoder transfers a very high positive erase voltage to the word lines of the nonvolatile memory cells of the selected sector. The source line decoder transfers the very high negative erase voltage to the selected and unselected source lines. The very high negative erase voltage is applied to the isolation well of the first impurity type. The voltage levels of the very high positive erase voltage and the very high negative erase voltage is approximately the breakdown voltage level of transistors forming the row decoder, column decoder, and the source line decoder. The voltage level of the very high positive erase voltage is from approximately +8.0V to approximately +10.0V and the voltage level of the very high negative erase voltage is from approximately -8.0V to approximately -10.0V.

[0028] For verifying erasing a selected sector, the row decoder transfers the voltage level of a lower boundary of an erased threshold voltage level to the word lines of the selected nonvolatile memory cells. The row decoder further transfers a ground reference voltage level to the word lines of the word lines of the unselected nonvolatile memory cells. The column decoder transfers the second read biasing voltage to the drains of the selected nonvolatile memory cells. The source decoder transfers the ground reference voltage level to the source lines of the selected nonvolatile memory cells. The lower boundary of an erased threshold voltage level is approximately 5.0V for the single level cell program and the multiple level cell programming. The voltage level of the power supply voltage source is either +1.8V or +3.0V. The voltage level of the read biasing voltage is approximately 5.0V. The voltage level of the second read inhibit voltage is approximately the voltage level of the power supply voltage source less a threshold voltage of an NMOS transistor.

The lower boundary of an erased threshold voltage level is approximately+5.0V. The pre-charged level of the second read voltage is discharged to approximately 0.0V once the memory cell has not been successfully erased to the erased threshold voltage level is lower than the lower boundary of the erased threshold voltage level. If the nonvolatile memory cells are erased, the pre-charged level will be maintained when the threshold voltage of the erased nonvolatile memory cells is greater than the erased threshold voltage level.

[0029] For programming a selected page of the array of nonvolatile memory cells, the row decoder transfers a very high negative program voltage to the word line of the selected nonvolatile memory cells. The row decoder transfers a second negative program inhibit voltage to the word lines of the unselected word lines is the selected block and the unselected blocks of the array of nonvolatile memory cells. The column decoder transfers a high program select voltage to the bit lines and thus to the drains of the selected nonvolatile memory cells. The source line decoder transfers the ground reference voltage level to the source lines connected to the selected nonvolatile voltage cells. Alternately, The source line decoder disconnects the source lines connected to the selected nonvolatile voltage cells to allow them to float. The source line decoder transfers a second source line program inhibit voltage to the source lines of the unselected nonvolatile memory cells. The voltage level of the very high negative program voltage is less than the breakdown voltage level of transistors forming the row decoder. The voltage level of the high negative program voltage is from approximately -8.0V to approximately -10.0V. The voltage level of the second negative program inhibit voltage is approximately -2.0V. The high program select voltage is approximately +5.0V. The second source line program inhibit voltage is from approximately +1.5V to approximately +1.8V.

10

15

20

25

30

[0030] For verifying a page program, a selected page of the array of nonvolatile memory cells, the row decoder transfers a voltage level of an upper boundary of a programmed threshold voltage level to the word line of the selected nonvolatile memory cells for the single level cell programming and iteratively set to a the upper boundaries of a first threshold voltage level, a second threshold voltage level and a third threshold voltage level for the multiple level cell programming. The row decoder further transfers a ground reference voltage level to the word lines of

5

10

15

20

25

30

the word lines of the unselected nonvolatile memory cells. The column decoder transfers a second read biasing voltage to the drains of the selected nonvolatile memory cells. The source decoder transfers the ground reference voltage level to the source lines of the selected nonvolatile memory cells and transfers a source line read inhibit voltage to the source lines of the unselected nonvolatile memory cells. The upper boundary of a programmed threshold voltage level is approximately +0.5V for the single level cell programming. The upper boundaries of a first threshold voltage level, a second threshold voltage level and a third threshold voltage level are respectively +0.5V, +2.0V, and +3.5V for the multiple level cell programming. The voltage level of the power supply voltage source is either +1.8V or +3.0V. The voltage level of the read biasing voltage is approximately +5.0V. The voltage level of the second read inhibit voltage is pre-charged to approximately the voltage level of the power supply voltage source less a threshold voltage of an NMOS transistor. The voltage level of the second source line read inhibit voltage is approximately +1.0V. . The pre-charged level of the second read voltage is discharged to approximately 0.0V once memory cell has not been successfully erased to the erased threshold voltage level is lower than the lower boundary of the erased threshold voltage level. If the nonvolatile memory cells are erased, the pre-charged level will be maintained when the threshold voltage of the erased nonvolatile memory cells is greater than the erased threshold voltage level.

In other embodiments, a method for operating an array includes steps for providing the operating conditions for reading, page erasing, block erasing, sector erasing, page erase verifying, block erase verifying, sector erase verifying, page programming, and page program verifying of selected nonvolatile memory cells of the array of nonvolatile memory cells. In the step of reading a selected page of the array of nonvolatile memory cells, begins by transferring a voltage level of the power supply voltage source (VDD) to the word line of the selected nonvolatile memory cells for a single level program. An intermediate read voltage level is transferred to the word line of the selected nonvolatile memory cells for a multiple level program. A ground reference voltage level is transferred to the word lines of the word lines of the unselected nonvolatile memory cells. A first read biasing voltage is transferred to the drains of the selected nonvolatile memory cells. The ground reference voltage level

is transferred to the source lines of the selected nonvolatile memory cells and a source line read inhibit voltage is transferred to the source lines of the nonvolatile memory cells. The voltage level of the power supply voltage source is either +1.8V or +3.0V. The voltage level of the read biasing voltage is approximately +5.0V. The voltage level of the first read inhibit voltage is approximately +1.0V

5

10

15

20

25

30

[0032] In the step of erasing a selected page of the array of nonvolatile memory cells, a very high positive erase voltage is transferred to the word line of the selected nonvolatile memory cells and the ground reference voltage level is transferred to the word lines of the unselected nonvolatile memory cells of the selected block. Disconnecting the word lines of the unselected nonvolatile memory cells so that the very high negative erase voltage is coupled from the isolation well of the first impurity type to the word lines of the unselected nonvolatile memory cells in unselected blocks. The very high negative erase voltage is transferred to the selected and unselected source lines. The very high negative erase voltage is applied to the isolation well of the first impurity type. The voltage levels of the very high positive erase voltage and the very high negative erase voltage is approximately the breakdown voltage level of transistors forming the row decoder, column decoder, and the source line decoder. The voltage level of the very high positive erase voltage is from approximately +8.0V to approximately +10.0V and the voltage level of the very high negative erase voltage is from approximately -8.0V to approximately -10.0V.

[0033] In the step of verifying a page erase, a selected page of the array of nonvolatile memory cells, a voltage level of a lower boundary of an erased threshold voltage level is transferred to the word line of the selected nonvolatile memory cells. The ground reference voltage level is transferred to the word lines of the word lines of the unselected nonvolatile memory cells. A second read biasing voltage is transferred to the drains of the selected nonvolatile memory cells. The ground reference voltage level is transferred to the source lines of the selected nonvolatile memory cells and a source line first read inhibit voltage is transferred to the source lines of the unselected nonvolatile memory cells. The lower boundary of an erased threshold voltage level is approximately +5.0V for the single level cell program and the multiple level cell programming. The voltage level of the power supply voltage

source is either +1.8V or +3.0V. The voltage level of the read biasing voltage is approximately +5.0V. The voltage level of the second read inhibit voltage is approximately the voltage level of the power supply voltage source less a threshold voltage of an NMOS transistor. The voltage level of the first source line read inhibit voltage is approximately +1.0V. The lower boundary of an erased threshold voltage level is approximately +5.0V. The pre-charged level of the second read voltage is discharged to approximately 0.0V once the memory cell has not been successfully erased to the erased threshold voltage level is lower than the lower boundary of the erased threshold voltage level. If the nonvolatile memory cells are erased, the pre-charged level will be maintained when the threshold voltage of the erased nonvolatile memory cells is greater than the erased threshold voltage level.

5

10

15

20

25

30

In the step of erasing a selected block of the array of nonvolatile [0034] memory cells, a very high positive erase voltage is transferred to the word lines of the nonvolatile memory cells of the selected block. The row decoders of the unselected blocks of nonvolatile memory cells disconnect the word lines of the unselected nonvolatile memory cells so that the very high negative erase voltage is coupled from the isolation well of the first impurity type to the word lines of the unselected nonvolatile memory cells in unselected blocks. The very high negative erase voltage is transferred to the selected and unselected source lines. The very high negative erase voltage is applied to the isolation well of the first impurity type. The voltage levels of the very high positive erase voltage and the very high negative erase voltage is approximately the breakdown voltage level of transistors forming the row decoder, column decoder, and the source line decoder. The voltage level of the very high positive erase voltage is from approximately +8.0V to approximately +10.0V and the voltage level of the very high negative erase voltage is from approximately -8.0V to approximately -10.0V.

[0035] In the step of verifying a block erase, a voltage level of a lower boundary of an erased threshold voltage level is transferred to the word lines of the selected nonvolatile memory cells of the selected block. The ground reference voltage level is transferred to the word lines of the word lines of the unselected nonvolatile memory cells of the unselected blocks. The second read biasing voltage is transferred to the drains of the selected nonvolatile memory cells. The ground

5

10

15

20

25

30

reference voltage level is transferred to the source lines of the selected nonvolatile memory cells and the first source line read inhibit voltage is transferred to the source lines of the unselected nonvolatile memory cells. The lower boundary of an erased threshold voltage level is approximately +5.0V for the single level cell program and the multiple level cell programming. The voltage level of the power supply voltage source is either +1.8V or +3.0V. The voltage level of the read biasing voltage is approximately +5.0V. The voltage level of the second read voltage is pre-charged to approximately the voltage level of the power supply voltage source less a threshold voltage of an NMOS transistor. The voltage level of the first source line read inhibit voltage is approximately +1.0V. The lower boundary of an erased threshold voltage level is approximately +6.0V. . The pre-charged level of the second read voltage is discharged to approximately 0.0V once the memory cell has not been successfully erased to the erased threshold voltage level is lower than the lower boundary of the erased threshold voltage level. If the nonvolatile memory cells are erased, the precharged level will be maintained when the threshold voltage of the erased nonvolatile memory cells is greater than the erased threshold voltage level.

[0036] In the step for erasing a selected sector of the array of nonvolatile memory cells, a very high positive erase voltage is transferred to the word lines of the nonvolatile memory cells of the selected sector. The very high negative erase voltage is transferred to the selected and unselected source lines. The very high negative erase voltage is applied to the isolation well of the first impurity type. The voltage levels of the very high positive erase voltage and the very high negative erase voltage is approximately the breakdown voltage level of transistors forming the row decoder, column decoder, and the source line decoder. The voltage level of the very high positive erase voltage is from approximately +8.0V to approximately +10.0V and the voltage level of the very high negative erase voltage is from approximately -8.0V to approximately -10.0V.

[0037] For verifying erasing a sector, a voltage level of a lower boundary of an erased threshold voltage level is transferred to the word lines of the selected nonvolatile memory cells. The ground reference voltage level is transferred to the word lines of the word lines of the unselected nonvolatile memory cells. The second read biasing voltage is transferred to the drains of the selected nonvolatile memory

cells. The ground reference voltage level is transferred to the source lines of the selected nonvolatile memory cells. The lower boundary of an erased threshold voltage level is approximately +5.0V for the single level cell program and the multiple level cell programming. The voltage level of the power supply voltage source is either +1.8V or +3.0V. The voltage level of the read biasing voltage is approximately 5.0V. The voltage level of the second read inhibit voltage is approximately the voltage level of the power supply voltage source less a threshold voltage of an NMOS transistor. The lower boundary of an erased threshold voltage level is approximately +5.0V. The pre-charged level of the second read voltage is discharged to approximately 0.0V once the memory cell has not been successfully erased to the erased threshold voltage level is lower than the lower boundary of the erased threshold voltage level. If the nonvolatile memory cells are erased, the pre-charged level will be maintained when the threshold voltage level.

5

10

15

20

25

30

In the step for programming a selected page of the array of nonvolatile [0038] memory cells, a very high negative program voltage is transferred to the word line of the selected nonvolatile memory cells. A second negative program inhibit voltage is transferred to the unselected word lines in the selected block and the unselected word lines of the unselected blocks of the array of nonvolatile memory cells. A high program select voltage is transferred to the bit lines and thus to the drains of the selected nonvolatile memory cells. The ground reference voltage level is transferred to the source lines connected to the selected nonvolatile voltage cells. Alternately, the source lines connected to the selected nonvolatile voltage cells are disconnected to be floating. A second source line program inhibit voltage is transferred to the source lines of the unselected nonvolatile memory cells. The voltage level of the very high negative program voltage is approximately the breakdown voltage level of transistors forming the row decoder. The voltage level of the high negative program voltage is from approximately -8.0V to approximately -10.0V. The voltage level of the second negative program inhibit voltage is approximately -2.0V. The high program select voltage is approximately +5.0V. The second source line program inhibit voltage is from approximately +1.5V to approximately +1.8V.

5

10

15

20

25

[0039] In the step for verifying a page program, a selected page of the array of nonvolatile memory cells, The voltage level of an upper boundary of a programmed threshold voltage level is transferred to the word line of the selected nonvolatile memory cells for the single level cell programming and iteratively set to a the upper boundaries of a first threshold voltage level, a second threshold voltage level and a third threshold voltage level for multiple level program cells. The ground reference voltage level is transferred to the word lines of the word lines of the unselected nonvolatile memory cells. A second read biasing voltage is transferred to the drains of the selected nonvolatile memory cells. The ground reference voltage level is transferred to the source lines of the selected nonvolatile memory cells and transfers a source line read inhibit voltage to the source lines of the unselected nonvolatile memory cells. The upper boundary of a programmed threshold voltage level is approximately +0.5V for the single level cell programming. The upper boundaries of a first threshold voltage level, a second threshold voltage level and a third threshold voltage level are respectively+0.5V, +2.5V, and +3.5V for the multiple level cell programming. The voltage level of the power supply voltage source is either +1.8V or +3.0V. The voltage level of the read biasing voltage is approximately +5.0V. The voltage level of the second read inhibit voltage is pre-charged to approximately the voltage level of the power supply voltage source less a threshold voltage of an NMOS transistor. The voltage level of the second source line read inhibit voltage is approximately +1.0V. The pre-charged level of the second read voltage is discharged to approximately 0.0V once the memory cell has not been successfully erased to the erased threshold voltage level is lower than the lower boundary of the erased threshold voltage level. If the nonvolatile memory cells are erased, the precharged level will be maintained when the threshold voltage of the erased nonvolatile memory cells is greater than the erased threshold voltage level.

Brief Description of the Drawings

[0040] Fig. 1a is a top plan layout view of a single transistor floating-gate NMOS NOR flash cell of the prior art.

Fig. 1b is a cross sectional view of a single transistor floating-gate NMOS NOR flash cell of the prior art.

[0042] Fig. 1c is a schematic diagram of a single transistor floating-gate NMOS NOR flash cell of the prior art.

- [0043] Fig. 1d is a graph of two threshold voltage distributions of a single transistor floating-gate NMOS NOR flash cell having a positive erase level and a single positive program level of the prior art.
- [0044] Fig. 1e is a graph of four threshold voltage distributions of a single transistor floating-gate NMOS NOR flash cell having a positive erase level and three positive program levels of the prior art.
- [0045] Fig. 2a is a schematic diagram of a serial string of floating-gate transistor NMOS NOR flash cells.

5

20

25

- [0046] Fig. 2b is a top plan layout view of a serial string of floating-gate transistor NMOS NOR flash cells.
- [0047] Fig. 2c is a cross sectional view of a floating-gate transistor NMOS NOR flash cell.
- 15 [0048] Fig. 2d is a plot of two threshold voltage distributions of a floating-gate transistor NMOS NOR flash cell having a positive program level and a single positive erase level of one implementation embodying the principles of the present invention.
 - [0049] Fig. 2e is a plot of four threshold voltage distributions of a floating-gate transistor NMOS NOR flash cell having a positive erase level and three positive program levels of one implementation embodying the principles of the present invention.
 - [0050] Fig. 2f is a plot of two threshold voltage distributions of a floating-gate transistor NMOS NOR flash cell having a positive program level and a single positive erase level shifted while biasing the source line to a voltage level of approximately +1.0V.
 - [0051] Fig. 2g is a plot of four threshold voltage distributions of a floating-gate transistor NMOS NOR flash cell having a positive erase level and three positive

program levels shifted while biasing the source line to a voltage level of approximately +1.0V

5

- [0052] Figs. 3a-3c are schematic diagrams of floating-gate transistor NMOS NOR flash cells illustrating the bias conditions reading, programming and page erasing of a floating-gate transistor NMOS NOR flash cells embodying the principles of the present invention.
- [0053] Fig. 4 is a block diagram of a nonvolatile memory device embodying the principles of the present invention.
- [0054] Fig. 5 is a schematic diagram illustrating an array of floating-gate transistor NMOS NOR flash cells. of Fig. 4 embodying the principles of the present invention.
 - [0055] Fig. 6 is a schematic diagram of a block row decoder of the nonvolatile memory device of Fig. 4 embodying the principles of the present invention.
- [0056] Fig. 7 is a schematic diagram of a level shifter circuit of the block row decoders of Fig. 6 embodying the principles of the present invention.
 - [0057] Fig. 8 is a schematic diagram of source line decoder of the nonvolatile memory device of Fig. 4 embodying the principles of the present invention.
 - [0058] Fig. 9 is a schematic diagram of a source line selector/conditioner of the source line decoder of Fig. 8 embodying the principles of this invention.
- 20 [0059] Fig. 10 is flow chart for the method for operating the nonvolatile memory device of Fig. 4.
 - [0060] Fig. 11 is flow chart for the method for erasing and erase verifying a page, block, or sector of the nonvolatile memory device of Fig. 4.
- [0061] Fig. 12 is flow chart for the method for programming and program verifying a page of the nonvolatile memory device of Fig. 4.

[0062] Fig. 13a is a table illustrating the voltage conditions applied to an array of a floating-gate transistor NMOS NOR flash cells having single level programmed cells (SLC) embodying the principles of the present invention.

- [0063] Fig. 13b is a table illustrating the voltage conditions applied to an array of a floating-gate transistor NMOS NOR flash cells having multiple-level programmed cells (MLC) embodying the principles of the present invention.
- [0064] Fig. 14a is a table illustrating the voltage conditions applied to row decoder of Fig. 6 for the nonvolatile memory device having single level programmed cells (SLC) embodying the principles of the present invention.
- [0065] Fig. 14b is a table illustrating the voltage conditions applied the to row decoder of Fig. 6 for the nonvolatile memory device for nonvolatile memory device having multiple-level programmed cells (MLC) embodying the principles of the present invention.

10

15

20

25

[0066] Fig. 15 is a table illustrating the voltage conditions applied the to source line decoder of Fig. 6 for the nonvolatile memory device embodying the principles of the present invention.

Detailed Description of the Invention

Fig. 1a is a top plan view of a NMOS NOR flash floating-gate transistor 110 of the prior art. Fig. 1b is a cross sectional view NMOS NOR flash floating-gate transistors 110 of the prior art. Fig. 1c is the schematic symbol NMOS NOR flash floating-gate transistors 110 of the prior art. The floating-gate type NMOS NOR flash cell 110 is formed in the top surface of a triple P-type substrate 130. An N-type material is diffused into the surface of the P-type substrate 140 to form a deep N-well 135. A P-type material is then diffused into the surface of the deep N-well 135 to form a P-well 130 (commonly referred to as a triple P-well). The N-type material is then diffused into the surface of a P-type well 130 to form the drain (D) 115 and the self-aligned source (S) 120. A first polycrystalline silicon layer is formed above the bulk region of the P-type well 130 between the drain region 115 and the source region 120 to form the floating gate 145. A second polycrystalline silicon layer is

formed over the floating gate **145** to create a control gate (G) **125** of the NMOS NOR flash floating-gate transistors **110**. The self-aligned source **120** is formed self-aligned between two adjacent second polycrystalline silicon layers of two control gates **125** of a pair of NMOS NOR flash floating-gate transistors **110**. The self-aligned source **120** is commonly used in NMOS NOR flash floating-gate transistors **110** to reduce the source line pitch.

5

15

20

25

30

[0068] The gate length of the NMOS NOR flash floating-gate transistors **110** is the channel region **132** in the bulk region of P-type well **130** between drain region **115** and the source region **120**. The NMOS NOR flash floating-gate transistor's **110** channel width is determined by the width of the N-diffusion of the drain **115** and the source **120**. The typical unit size of the NMOS NOR flash floating-gate transistors **110** is about $10\lambda^2$ to $12\lambda^2$.

[0069] The floating-gate layer **145** stores electron charges to modify the threshold voltage of the NMOS NOR flash floating-gate transistors **110**. In all operations, the P-type substrate **140** is connected to a ground reference voltage source (GND). The deep N-well **135** is connected to the power supply voltage source (VDD) in read and program operations but around +10V in the Fowler-Nordheim channel erase operation. In present designs of NMOS NOR flash floating-gate transistors **110**, the power supply voltage source is either 1.8Vor 3.0V. The triple P-type well **130** is connected to the ground reference voltage in normal read and program operation but to the +10V during erase operation. In other words, during the Fowler-Nordheim channel erase operation, both the deep N-well **135** and the triple P-well **130** are biased with the same voltage of approximately +10V to avoid forward leakage current through the P/N junction through the deep N-well **135** and the triple P- **130**.

[0070] In an array of NMOS NOR flash floating-gate transistors **110**, the NMOS NOR flash floating-gate transistors **110** are arranged in rows and columns. The second polycrystalline silicon layer **125** that is the control gate of the NMOS NOR flash floating-gate transistors **110** is extended to form a word-line that connects to each of the NMOS NOR flash floating-gate transistors **110** on a row of the array.

[0071] A tunnel oxide **150** is formed on top of the channel region **132** between the drain region **115** and the source region **120** and the floating-gate **145**. The thickness of the tunnel oxide **150** typically **100Å**. The tunnel oxide **150** is the layer through which the electron charges pass during the high current channel-hot-electron programming and low current Fowler-Nordheim channel erasing. In a traditional NOR operation, Fowler-Nordheim channel erasing expels stored electrons from the floating-gate **145** through the tunnel oxide **150** to cell's channel region **132** into the **triple** P-type well **130**.

[0072] After an erase operation, fewer electron charges are stored in the floating-gate 145 that results in a decrease in the NMOS NOR flash floating-gate transistor's 110 first threshold voltage level (Vt0) of less than approximately 2.5V. In contrast, in a channel-hot-electron program operation, electrons are attracted into floating-gate 145 so that the NMOS NOR flash floating-gate transistor's 110 second threshold voltage level (Vt1) is set to the voltage greater than approximately 4.0V. The distributions of the first threshold voltage level (Vt0) for an erased state with a wide distribution and the second threshold voltage level (Vt1) for a programmed state with a narrow distribution are set to be positive to avoid any false reading induced by the NMOS NOR flash floating-gate transistors 110 having a negative threshold voltage level.

10

15

20

25

30

[0073] Fig. 1d is a graph of two threshold voltage distributions of a single transistor floating-gate NMOS NOR flash cell having a single program level. After an erase operation, there are fewer electron charges in the floating-gate 145 that result in lowering the threshold voltage of the NMOS NOR flash floating-gate transistors 110. Normally, the erased NMOS NOR flash floating-gate transistors 110 has a maximum value of its threshold voltage set to approximately +2.5V. In contrast, in channel-hot-electron-programming, electrons are attracted to the floating-gate 145 so that threshold voltage of the NMOS NOR flash floating-gate transistors 110 is increased to a minimum value voltage level of approximately +4.0V. By convention, the erased voltage threshold (Vt0) value of approximately +2.5V is designated as a logical data value of "1" and the programmed voltage threshold (Vt1) of +4.0V is designated as a logical data value of "0". The NMOS NOR flash floating-gate

5

10

15

20

25

30

transistors **110** store a single bit of data is referred to as a single-bit-one-transistor NMOS NOR flash floating-gate cell (1b1T)

Fig. 1e is a graph of four threshold voltage distributions of a single [0074] transistor floating-gate NMOS NOR flash cell having one erase level and three program levels. It is known in the art that by varying the program conditions more than two threshold voltage levels can be created based on the quantity of charge placed on the floating-gate 145 of the NMOS NOR flash floating-gate transistors 110. This is commonly referred to multiple level programming of a NMOS NOR flash floating-gate cell or multi-level programmed cell. In this example, there are four threshold voltage levels that can be programmed to the NMOS NOR flash floatinggate transistors 110. The least positive wide-distribution threshold voltage level Vt0 is the erased voltage level with a maximum value of +2.5V for storing a logical data value of "11". The three positive narrow-distribution programmed voltage threshold voltage levels are set to be sufficiently spaced apart to allow accurate detection. In the present example, the first of the three positive voltage threshold levels Vt1 has a nominal value of approximately -3.25V for storing a logical data value "10". The second of the three voltage positive threshold levels Vt2 has a nominal value of approximately +4.25Vfor storing a logical data value "01". The third of the three positive voltage threshold level Vt3 has a nominal value of approximately +5.25Vfor storing a logical data value "00". Since each NMOS NOR flash floating-gate transistor 110 stores four distinctive positive threshold voltage states, each NMOS NOR flash floating-gate transistor 110 stores two bits binary data and is referred to as a two-bit-one-transistor NMOS NOR flash cell (2b/1T).

[0075] The nominal values of threshold voltages Vt1 and Vt2 of the NMOS NOR flash floating-gate transistors **110** may vary by more than 1.0V among different designs. The nominal values of threshold voltages Vt0 and Vt3 can have a wider threshold voltage distribution. For example, the threshold voltage Vt0 is may vary from approximately 1.0V to approximately 2.5V. The threshold voltage Vt3 can have much wider distribution. It must have a voltage greater than approximately 4.5V to ensure that the NMOS NOR flash floating-gate transistors **110** is in a non-conduction state. The assigned designations of 2-bit data states for four threshold voltage

states may also vary between NMOS NOR flash floating-gate cell designs as described above in the NMOS NAND flash floating-gate cell.

5

10

15

20

25

30

[0076] Fig. 2a is a schematic diagram of a serial string of floating-gate transistor NMOS NOR flash cells. Fig. 2b is a top plan layout view of a serial string of floating-gate transistor NMOS NOR flash cells. Fig. 2c is a cross sectional view of a floating-gate transistor NMOS NOR flash cell. The two-transistor floating-gate type NMOS NOR flash cell 210 is formed in a P-type well TPW 244 within a deep N-well DNW 242 that are formed in the top surface of a P-type substrate 240. An N-type material is then diffused into the surface of the P-type well TPW 240 to form the drains (D) 215a and 215b of the two NMOS NOR floating gate transistors 205a and 205b and the self-aligned source (S) 220. The self-aligned source (S) 220 is shared by the two NMOS NOR floating gate transistors 205a and 205b. A first polycrystalline silicon layer is formed over the bulk regions 230a and 230b between the drain regions 215a and 215b and the self-aligned source region 220 to form the floating gates 245a and 245b. A second polycrystalline silicon layer is formed over the floating gates 245a and 245b to create the control gates (G) 225a and 225b of the floating-gate transistors 205a and 205b. The self-aligned source 220 is formed self-aligned between two adjacent second polycrystalline silicon layers of two control gates 225a and 225b of a pair of NMOS NOR two floating gate transistors 205a and 205b. The self-align source 220 is commonly used in NMOS NOR flash floatinggate transistors 210 to reduce the source line pitch. The drain regions 215a and 215b each have a metal contact 250a and 250b.

[0077] Each of the control gates control gates 225a and 225b are connected to word lines 270a and 270b. The word lines 270a and 270b connecting each of the control gates 225a and 225b of the floating gate transistors 205a and 205b located on a row of an array of the NMOS NOR floating gate transistors 205a and 205b. The two metal contacts 250a and 250b are connected to and shorted by a common metal bit line 255. The self-aligned source (S) 220 is connected to source line 260. Having the sources 220 and drains 215a and 215b of each pair of the NMOS NOR flash floating-gate transistors 210 connected together places the devices essentially in parallel.

5

10

15

20

25

30

[0078] Fig. 2d is a plot of two threshold voltage distributions of a floating-gate transistor NMOS NOR flash cell having a positive program level and a single positive erase level for a single level program cell (SLC) of one implementation embodying the principles of the present invention. The NMOS NOR floating gate transistors 205a or 205b may be programmed as single level program cells in which the source line 260 and the P-type well TPW 244 are biased to the voltage level of the ground reference voltage (0.0V). The programmed threshold voltage level Vt0 is the programmed state for storing a datum of a logical "0". The erased threshold voltage level Vt1 is the erased state for storing a datum of a logical "1". The programmed state is accomplished using a Fowler-Nordheim edge programming scheme and the erase state is accomplished using a Fowler-Nordheim channel erase scheme. The low and narrow programmed threshold voltage level Vt0 is the result of a bit-by-bit and iterative program operation so that programmed threshold voltage level Vt0 is easily be controlled. A low and narrow distribution programmed threshold voltage level Vt0 achieves a fast, low-voltage VDD read operation such that there is no requirement for boosted voltage applied to the word lines 270a and 270b voltage. In the prior art the word lines 270a and 270b are usually boosted to a voltage level that is higher than the voltage level of the power supply voltage source VDD by a chargepump circuit.

[0079] The positive erased state of threshold voltage level Vt1 for storing a datum of a logical "1" may have a wide distribution of threshold voltage levels between the floating gate transistors 205a and 205b. The lower boundary of the distribution of the erased threshold voltage level Vt1 is larger than approximately +5.0V. The programmed threshold voltage level Vt0 for storing a datum of a logical "0" has distribution ranging from the lower boundary of the programmed state Vt0 of approximately 0.0V to an upper boundary of the programmed threshold voltage level Vt0 of approximately +0.5V. The nominal value of the programmed threshold voltage level Vt0 is approximately +0.25V. The preferred word line 270a and 270b read voltage, VRWL to distinguish between a logical "0" and a logical "1" may be set to a voltage level of the power supply voltage source VDD. The read voltage threshold VRWL is set between upper boundary of the programmed threshold voltage level Vt1 for a

single level programmed cell read operation. This permits the read operation to occur without having a boosted read voltage applied to the word lines **270a** and **270b**.

10

15

20

25

30

[0800] Fig. 2e is a plot of four threshold voltage distributions of a floating-gate transistor NMOS NOR flash cell having a positive erase level and three positive program levels for multiple level cell programming. The NMOS NOR floating gate transistors 205a or 205b may be programmed as multiple level program cells in which the source line 260 and the P-type well TPW 244 are biased to the voltage level of the ground reference voltage (0.0V). The four threshold voltages of this implementation include a high, wide, positive erased state Vt3, a first positive programmed state Vt2, a second positive programmed state Vt1, and a third positive programmed state Vt0. The positive erased state Vt3 stores a data of a logical "11" of 2-bit digital data with a lower boundary of the positive erased state Vt3 that is greater than +5.0V. The second threshold voltage level is a narrow programmed state Vt2 for a storing a data of a logical "01". The first programmed state Vt2 has a nominal value of approximately +3.25V with a distribution of 0.5V about the nominal value. The lower boundary of the first programmed state Vt2L is approximately +3.0V and the upper boundary of the first programmed state Vt2H is approximately +3.5V. The third threshold voltage level is a narrow second positive programmed state Vt1 for storing a data of a logical "10" of 2-bit digital data. The second positive programmed state Vt1 has a nominal value of approximately +1.75V with a distribution of approximately 0.5V. The lower boundary of the second positive programmed state Vt1L is approximately +1.5 and the upper boundary of the second positive programmed state Vt1H is approximately +2.0V. The fourth threshold voltage level is a narrow third positive programmed state Vt0 for storing a data of a logical "00" of 2-bit digital data. The third positive programmed state Vt0 has a nominal value of approximately +0.25V with a distribution of approximately 0.5V. The lower boundary of the third positive programmed state **Vt0L** is approximately +0.0V and the upper boundary of the second positive programmed state Vt0H is approximately +0.5V.

[0081] Fig. 2f is a plot of two threshold voltage distributions of a floating-gate transistor NMOS NOR flash cell that is shifted while biasing the source line to a

voltage level of approximately 1.0V and having a positive program level and a single positive erase level. The programmed threshold voltage level Vt0 and the erased threshold voltage level Vt1 for the NMOS NOR floating gate transistors 205a or 205b are the same as those shown in Fig. 2d except the source line 260 and is biased to a voltage level of approximately +1.0V. The threshold voltage shift of +1.0V in a positive direction does consider the NMOS body-effect. The programmed threshold voltage level Vt0 has a distribution that varies from lower boundary of the programmed state Vt0L of approximately +1.0V to upper boundary of the programmed threshold voltage level Vt0H of approximately +1.5V. Similarly, the lower boundary of the distribution of the erased threshold voltage level Vt1L is shifted to approximately +6.0V.

5

10

15

20

25

30

[0082] Fig. 2g is a plot of four threshold voltage distributions of a floating-gate transistor NMOS NOR flash cell that is shifted while biasing the source line to a voltage level of approximately 1.0V and having a positive erased state Vt3, a first positive programmed state Vt2, a second positive programmed state Vt1, and a third positive programmed state Vt0. The threshold voltages Vt3, Vt2, Vt1, and Vt0 have distributions that are similar to those described in Fig. 2e, except the source line 260 is biased to a voltage level of approximately +1.0V. The threshold voltages Vt3, Vt2, Vt1, and Vt0 shifting does not consider the NMOS body-effect. The positive erased state Vt3 has the lower boundary Vt3L of approximately +6.0V. The first positive programmed state Vt2 varies from the lower boundary Vt2L of approximately +4.0V to an upper boundary Vt2H of approximately +4.25V. The second positive programmed state Vt1 varies from the lower boundary Vt2L of approximately +2.5V to an upper boundary Vt0H of approximately +3.0V. The third positive programmed state Vt0 varies from the lower boundary Vt0L of approximately +1.0V to an upper boundary Vt0H of approximately +1.5V.

[0083] Figs. 3a-3c are schematic diagrams of floating-gate transistor NMOS NOR flash cells illustrating the bias conditions reading, programming and page erasing of a floating-gate transistor NMOS NOR flash cells embodying the principles of the present invention. The schematic diagrams of Figs. 3a-3c represent a sector 300 of an array of NOR flash cells 310a, ..., 310n that include the NMOS floating gate transistors M0, M1 and M2, and M3. The NMOS NOR flash floating gate

transistors M0, M1, M2, and M3 are arranged in rows and columns. The drains of the NMOS NOR flash floating gate transistors M0 and M1 are commonly connected to the local bit line LBL 320. The sources of the NMOS NOR flash floating gate transistors M0 and M1 are commonly connected to the source line SL0 315a.

Similarly the drains of the NMOS NOR flash floating gate transistors M2, and M3 are commonly connected to the local bit line LBL 320. The sources of the NMOS NOR flash floating gate transistors M2 and M3 are commonly connected to the source line SLn 315n.

The control gate of the NMOS NOR flash floating gate transistor M0 of the block 325a is connected to the word line WL0 320a and the control gate of the NMOS NOR flash floating gate transistor M1 of the block 325a is connected to the word line WL1 320b. Similarly, the control gate of the NMOS NOR flash floating gate transistor M0 of the block 325n is connected to the word line WL0 321a and the control gate of the NMOS NOR flash floating gate transistor M1 of the block 325n is connected to the word line WL1 321b.

10

15

20

25

30

[0085] The illustrated sector **300** of the NMOS NOR flash floating gate transistors **M0**, **M1**, **M2**, and **M3** are formed in a common P-type well **305**. The word lines **320a**, and **320b**, and **321a**,and **321b** are connected to a row decoder that decodes a block and row address and applies the appropriate voltages to the word lines **320a**, and **320b**, and **321a**,and **321b** for reading, programming, and erasing the block **325a**, ..., **325n**. The source lines **315a**, ..., **315n** are connected to a source line decoder that decodes a block and row address and applies to the appropriate voltage levels to the source lines **315a**, ..., **315n** for reading, programming, and erasing the block. The bit line **320** is a column decoder that decodes a column address and applies the appropriate biasing for reading, programming, and erasing a block.

[0086] Fig. 3a illustrates the biasing voltages for selecting the NMOS NOR flash floating gate transistor **M0** of the block **325a** for reading. The word line **320a** connected to the selected page of the block **325a** and containing the NMOS NOR flash floating gate transistor **M0** is set to the voltage level of the read voltage threshold **VRWL** or approximately the level of the power supply voltage source **VDD**.

5

10

15

20

25

30

The unselected word line 320b of the selected block 325a and the word lines 321a and 321b of the unselected block 325a are set to the voltage level of the power supply voltage source VDD. The source line 315a connected to the selected NMOS NOR flash floating gate transistor M0 is set to the voltage level of the ground reference voltage. The source line 315n that is connected to the unselected block 325n is set to a first source line inhibit biasing voltage VS1 of approximately +1.0V. The bit line LBL 320 is set to the read biasing drain voltage of approximately +1.0V. The P-type well TPW 305 is set to the voltage level of the ground reference voltage source (0.0). If the selected NMOS NOR flash floating gate transistor M0 of the block 325a is erased as a logical "1", the selected NMOS NOR flash floating gate transistor M0 will not turn on and a sense amplifier will detect the programmed level of the logical "1". Alternately, if the selected NMOS NOR flash floating gate transistor M0 of the block 325a is programmed with a logical "0", the selected NMOS NOR flash floating gate transistor M0 will turn on and a sense amplifier will detect the programmed level of the logical "0".

[0087] Fig. 3b illustrates the biasing voltages for selecting the NMOS NOR flash floating gate transistor M0 of the block 325a for programming. The word line 320a connected to the selected page of the block 325a and containing the NMOS NOR flash floating gate transistor M0 is set to the voltage level of the very high negative program voltage level of from approximately -8.0V to approximately -10.0V. The P-type well **TPW 305** is set to the voltage level of the ground reference voltage source (0.0). The unselected word line 320b of the selected block 325a and the word lines 321a and 321b of the unselected block 325a are set to program inhibit voltage of approximately -2.0V. The source line 315a that is connected to the selected NMOS NOR flash floating gate transistor M0 is set to the voltage level of the ground reference voltage. The source line 315n that is connected to the unselected block 325n is set to a second source line inhibit biasing voltage VS2 that has a voltage level of from approximately +1.5V to approximately 1.8V. The bit line LBL 320 is set to the high program select voltage of approximately +5.0V. If the selected NMOS NOR flash floating gate transistor M0 is not to be programmed (i.e. remain erased), the bit line LBL 320 is set to the voltage level of the ground

reference voltage to inhibit the programming of the NMOS NOR flash floating gate transistors that are to remain erased.

5

10

15

20

25

30

[8800] Fig. 3c illustrates the biasing voltages for selecting the NMOS NOR flash floating gate transistor M0 of the block 325a for page erasing. The word line 320a connected to the selected page to be erase of the block 325a and containing the NMOS NOR flash floating gate transistor M0 is set to the voltage level of the very high positive program voltage level of from approximately +8.0V to approximately +10.0V. The P-type well **TPW 305** is set to the voltage level of the very large negative erase voltage of from approximately -8.0V to approximately -10.0V. The unselected word line 320b of the selected block 325a is set to the ground reference voltage level to inhibit the unselected NMOS NOR flash floating gate transistor M1 of the block 325a from erasure. The word lines 321a and 321b of the unselected block 325n are coupled to the very large negative erase voltage of from approximately -8.0V to approximately -10.0V through the P-type well TPW. The source line 315a that is connected to the selected NMOS NOR flash floating gate transistor MO and the source line 315n that is connected to the unselected block 325n is set to the very large negative erase voltage of from approximately -8.0V to approximately -10.0V. The bit line LBL 320 is set to the very large negative erase voltage of from approximately -8.0V to approximately -10.0V. In this example only the page containing the NMOS NOR flash floating gate transistor M0 is erased and the unselected page of the selected block 325a and the unselected block 325n are inhibited from erasing.

[0089] Fig. 4 is a block diagram of a nonvolatile memory device **400** embodying the principles of the present invention incorporating the various embodiments of NOR flash floating-gate transistors of the present invention. The NOR flash nonvolatile memory device **400** includes an array **405** of NMOS flash floating-gate transistors arranged in a matrix of rows and columns. The array **405** is partitioned into a uniform number of sectors **410a**, ..., **410m** and each sector is divided into a uniform number of blocks **412a**, **412b**, ..., **412n**, and **414a**, **414b**, ..., **414n**, For instance, a 1Gb memory array device may be divided into 1024 sectors. Each sector then becomes 128KB and may be divided into a number blocks such as 8 blocks of 16KB each. Further, the block is divided into pages. In this example, the

page may have a size of 4Kb such that one page is equivalent to one word line or row of the block or sub-array 412a, 412b, ..., 412n, and 414a, 414b, ..., 414n. Thus, each block 412a, 412b, ..., 412n, and 414a, 414b, ..., 414n has 32 pages or word lines.

5

10

15

20

25

30

[0090] The column address decoder 445 receives a column address 440, decodes the column address 440, and from the decoded column address 440 selects which one of the data registers & sense amplifiers 435 are being accessed. The column address decoder 445 activates the appropriate global bit lines 447a, ..., 447n for operating a selected sector 410a, ..., 410m. The appropriate global bit lines 447a, ..., 447n are further connected to the data register and sense amplifier 435. The data register and sense amplifier 435 receives the data signals through the global bit lines 447a, ..., 447n from the selected sector 410a, ..., 410m and senses and holds the data from the data signal for a read operation. In a program operation, the data is transferred from the data register and sense amplifier 435 through the global bit lines 447a, ..., 447n to the selected sector 410a, ..., 410m. The data being read from or written (program and erase) to the array 405 of NOR NMOS flash floating-gate transistors is transferred to and from the data register and sense amplifier 435 through the column address decoder 445 from and to the data input/output bus 480.

Each block 412a, 412b, ..., 412n, and 414a, 414b, ..., 414n of the array 405 of NOR NMOS flash floating-gate transistors is connected to a row decoder 420 through the word lines 432a, 432b, ..., 432n, 434a, 434b, ..., 434n. Each sector 410a, ..., 410m is connected to a sector row decoder 425a, ..., 425m within the row decoder 420. Each sector 410a, ..., 410m is connected to one of the sector row decoder 425a, ..., 425m. The sector row decoders 425a, ..., 425m further incorporate block row decoders 422a, 422b, ..., 422n, and 424a, 424b, ..., 424n such that each block 412a, 412b, ..., 412n, and 414a, 414b, ..., 414n is connected with its own block row decoder 422a, 422b, ..., 422n, and 424a, 424b, ..., 424n for providing the appropriate voltage levels to a selected page or word line for reading and programming selected NMOS flash floating-gate transistors. The row address 490 are transferred to each of the row decoders 422a, 422b, ..., 422n, and 424a, 424b, ..., 424n select the page or word line and to provide the appropriate

voltage levels for reading and programming the selected NMOS flash floating gate transistors.

5

10

15

20

25

30

Each block 412a, 412b, ..., 412n, and 414a, 414b, ..., 414n of the array 405 of NMOS NOR flash floating-gate transistors is connected to a source line decoder 415 through the source lines 426a, 426b, ..., 426n, 427a, 427b, ..., 427n. The source line decoder 420 is formed of multiple sector source line decoders 416a, ..., 416m. Each sector source line decoder 416a, ..., 416m has multiple block source line decoders 417a, 417b, ..., 417n, and 419a, 419b, ..., 419n such that each block 412a, 412b, ..., 412n, and 414a, 414b, ..., 414n is connected with its own source line decoder 417a, 417b, ..., 417n, and 419a, 419b, ..., 419n for providing the appropriate voltage levels to a selected page or word line for reading and programming selected NMOS flash floating-gate transistors. The row address 490 is transferred to each of the source line decoders 417a, 417b, ..., 417n, and 419a, 419b, ..., 419n to select the source line of the selected page to provide the appropriate voltage levels for reading, programming, and erasing the selected NMOS flash floating gate transistors.

Refer now to Fig. 5 for a discussion of the structure of a sector 410a of [0093] the array 405 of Fig. 4. The sector 410a is exemplary of the all the sectors 410a, ..., 410m of array 405. The sector 410a is placed in a common P-type well (TPW2) and contains all the NMOS floating gate transistors M0, ..., Mn of the sector 410a. The NMOS floating gate transistors **M0**, ..., **Mn** are arranged in rows and columns to form the sub-array of the sector 410a. The NMOS floating gate transistors M0, ..., Mn are formed pair-wise to create a NOR flash nonvolatile memory cell 411. The two NMOS floating gate transistors M0 and M1 of the NOR flash nonvolatile memory cell 411 have their drains commonly connected to a local bit line 450a, ..., 450k and 451a, ..., 451k. The sources of the two NMOS floating gate transistors M0 and M1 are connected to one source line 426a, ..., 426k and 427a, ..., 427k. The source line 426a, ..., 426m and 427a, ..., 427m of each block 412a, ..., 412n are connected to the source line decoder 415 of Fig. 4 to receive the appropriate source biasing voltages for reading, programming, and erasing selected NMOS floating gate transistors M0, ..., Mn. The control gates of the two NMOS floating gate transistors

M0 and M1 are connected to the word lines 432a, ..., 432n. The word lines 432a, ..., 432n are connected to the row decoder 420 of Fig. 4.

[0094] The sector 410a is divided into multiple blocks 412a, ..., 412n and each block 412a, ..., 412n is further divided into pages 413. The page 413 being grouping of the NMOS floating gate transistors M0, ..., Mn having their control gates connected commonly to a word line (WL0) of the word lines 432a, ..., 432n. The each local bit line 450a, ..., 450k and 451a, ..., 451k is connected to the source of a block select floating gate transistor MB0 460a, ..., 460k. The drains of the block select floating gate transistors MB0 460a, ..., 460k are connected to the associated sector bit lines 455a, 455b, ..., 455k. The gate of each of the select floating gate transistor MB0 460a, ..., 460k is connected to one of the block gate select lines 433a, ..., 433n that provides the activation voltage to connect the NMOS floating gate transistors M0, ..., Mn to its associated sector bit line 455a, 455b, ..., 455k.

5

10

15

20

25

30

Each of the sector bit lines 455a, 455b, ..., 455k is connected to one of the sources of the global bit line gating transistors 465a, ..., 465n and 466a, ..., 466n and each of the drains of the global bit line gating transistors 465a, ..., 465n and 466a, ..., 466n is connected to one of the global bit lines 470a, ..., 470n. The gates of each of the global bit line gating transistors 465a, ..., 465n and 466a, ..., 466n are connected to their associated global bit line select lines SLG[0] 467a and SLG[1] 467b. The global bit lines 470a, ..., 470n are connected to the column address decoder 445 and the data register and sense amplifier 435.

[0096] When one row of the block select floating gate transistors MB0 460a, ..., 460k is activated one of the blocks 412a, ..., 412n is selected to be connected to the sector bit lines 455a, 455b, ..., 455k. One of a pair of columns of the selected block 412a, ..., 412n is connected to the global bit lines when one grouping of the global bit line select lines SLG[0] 467a or SLG[1] 467b are activated to selectively turn on the global bit line gating transistors 465a, ..., 465n and 466a, ..., 466n. In a read and a program operation, one of the global bit line gating transistors 465a, ..., 465n and 466a, ..., 466n is activated at a time to read the one column of the NMOS floating gate transistors M0, ..., Mn follow deactivating the first of the global bit line gating transistors 465a, ..., 465n and 466a, ..., 466n and activating the second of

the global bit line gating transistors **465a**, ..., **465n** and **466a**, ..., **466n** to read or program the second column of the NMOS floating gate transistors **M0**, ..., **Mn**.

5

10

15

20

25

30

Fig. 6 is a schematic diagram of a representative sector decoder 425 of [0097] the nonvolatile memory device of Fig. 4. Each sector decoder 425 is partitioned into a block row decoder 422a, 422b, ..., 422n (Note that in Fig. 4, the row decoders are designated (422a, 422b, ..., 422n, and 424a, 424b, ..., 424n). The number of block row decoder 422a, 422b, ..., 422n in each sector decoder 425 is equal to the number of rows of NMOS floating gate transistors M0, ..., Mn in each sector 410a, ..., 410m of Fig. 4. the logic gate 510a, ..., 510n (a NAND gate in this embodiment) receives the block address 520 of the row address 490 of Fig. 4, decodes the block address 520 to select which of the block row decoder 422a, ..., 422n are to be activated for reading, programming, or erasing. The output of the logic gate 510a, ..., 510n is the block select signal RXD [0] 512a, ..., RXD [n] 512n that is the input to an input to the level shift circuit 515a, ..., 515n. The level shift circuit 515a, 515n receives the power supply voltage levels 525 that are used to shift the lower voltage logic level of the block select signal RXD [0] 512a, ..., RXD [n] 512n to the levels required for reading, programming, and erasing. The outputs of the level shift circuit 515a, ..., 515n are the high voltage block select signals XD 430a, ..., 430n and XDB 532a, ..., 532n that are applied to the row decode circuit 540a, ..., 540n.

The row decode circuit **540a**, ..., **540n** provides the appropriate voltage levels for transfer to the rows of the word lines **432a**, ..., **432n** of the selected block **412a**, ..., **412n** of Fig. 4. The voltage levels applied to row decode circuit **540a**, ..., **540n** are provided by the high voltage power supply voltage lines **535**. Each high voltage power supply voltage lines **535** is associated with one of the word lines **432a**, ..., **432n** and is set according to the operation (read, program, erase, or verify) to be executed and are discussed hereinafter. The row decode circuit **540a**, ..., **540n** has the row pass devices formed of the high voltage PMOS transistors **541a**, ..., **541n** and the high voltage NMOS transistors **542a**, ..., **442n** connected pair-wise in parallel. The gates of the PMOS transistors **541a**, ..., **541n** are each connected to one of the high voltage out of phase block select signals **XDB 532a**, ..., **532n**. and the gates of the NMOS transistors **542a**, ..., **442n** are each connected to one of the in-phase block select signals **XD 530a**, ..., **530n**. The sources of the PMOS

5

10

15

20

25

30

transistors 541a, ...,541n and the drains of the PMOS transistors 541a, ...,541n are connected to the high voltage power supply voltage line 535 associated with one of the word lines 432a, ..., 432n. The drains of the PMOS transistors 541a, ...,541n and the sources of the PMOS transistors 541a, ...,541n are connected to the drain high voltage pass transistors 551a, ..., 551n associated with one of the word lines 432a, ..., 432n. The drains of the PMOS transistors 541a, ...,541n and the sources of the PMOS transistors 541a, ...,541n are further connected to the drain of the NMOS transistors 543a, ...,543n. The gate of the NMOS transistors 543a, ...,543n is connected to the out of phase block select signals XDB 532a, ..., 532n and the sources of the NMOS transistors 543a, ...,543n are connected to the ground reference voltage source (0.0). For the row decoders 422a, ..., 422n of the unselected block 412a, ..., 412n, the level shift circuit 515a, ..., 515n are deactivated and the out of phase block select signals XDB 532a, ..., 532n are set to turn on the NMOS transistors 543a, ...,543n to set the drains of the NMOS transistors 543a, ...,543n to the voltage level of the ground reference voltage source (0.0).

The high voltage pass transistors **551a**, ..., **551n** form the PMOS high voltage isolators **550a**, ..., **550n**. The gates of the high voltage pass transistors **551a**, ..., **551n** are connected together and to the isolation signal **ISOB 566**. When activated, the high voltage pass transistors **551a**, ..., **551n** connect the word lines **432a**, ..., **432n** to the row decode circuits **540a**, ..., **540n**. When deactivated, the high voltage pass transistors **551a**, ..., **551n** isolate the word lines **432a**, ..., **432n** to the row decode circuits **540a**, ..., **551n** isolate the word lines **432a**, ..., **432n** to the row decode circuits **540a**, ..., **551n** isolate the word lines **432a**, ..., **432n** to

The PMOS high voltage isolators 550a, ..., 550n are each formed in an independent N-type well 552a, ..., 552n. The N-type well 552a, ..., 552n for each of the N-type well 552a, ..., 552n is connected to an N-type well switch 555a, ..., 555n to individually charge or discharge the N-type wells 552a, ..., 552n. The N-type well switch 555a, ..., 555n includes the PMOS transistors 556a, ..., 556n and 557a, ..., 557n and the NMOS transistors 558a, ..., 558n. The gates of the PMOS transistors 556a, ..., 556n and the NMOS transistors 558a, ..., 558n are connected to the out of phase block select signals XDB 532a, ..., 532n. The gates of the PMOS transistors 557a, ..., 557n are connected to the out of phase read signal RDB 564. The drains

the PMOS transistors **556a**, ..., **556n** and **557a**, ..., **557n** and drains the NMOS transistors **558a**, ..., **558n** are connected to the N-type wells **552a**, ..., **552n**. The sources of the PMOS transistors **556a**, ..., **556n** and **557a**, ..., **557n** are connected to the positive N-well biasing voltage source **VP1 562** and the sources of the NMOS transistors **558a**, ..., **558n** are connected to the negative N-well biasing voltage source **VN1 560**.

5

10

15

20

25

30

[0103] Fig. 7 is a schematic diagram of a level shifter circuit of the row decoder of Fig. 6. Referring now to Fig. 7, the level shifter circuit 515 three sublevel-shifter circuits 570, 580, and 590 to translate the low voltage level of the block select signal RXD 512 to a voltage level of a first positive high voltage power source VPX1 527a. The voltage translation maintain the drain to source breakdown voltage BVDSS that is less than +/- 10V such that special high voltage devices are not required for the circuitry of the nonvolatile memory device 400 of Fig. 4. The first level shift circuit 570 has pair of cross connected PMOS transistors 571 and 572 that have their sources connected to a second positive high voltage power source VPX0 527b. The bulk regions of the PMOS transistors 571 and 572 are connected to the second positive high voltage power source VPX0 527b. The drain of the PMOS transistors 571 is connected to the gate of the PMOS transistors 572 and the drain of the PMOS transistors 572 is connected to the gate of the PMOS transistors 571. The drain of the PMOS transistors 571 is connected to the drain of the NMOS transistor 575 and the drain of the PMOS transistors 572 is connected to the drain of the NMOS transistor 577. The gate of the NMOS transistor 575 is connected to receive the block select signal RXD 512. The block select signal RXD 512 is connected to the input of the inverter 576. The output of the inverter 576 is connected to the gate of the NMOS transistor 577. The sources of the NMOS transistors 575 and 577 are connected to the ground reference voltage source (0.0).

The output nodes **573** and **574** of the first level shift circuit **570** are the input nodes of the second level shift circuit **580**. The second level shift circuit **580** has pair of PMOS transistors **581** and **582** that have their sources connected to a second high voltage power supply **VPX0 527b**. The bulk regions of the PMOS transistors **581** and **582** are connected to the second high voltage power supply **VPX0 527b**. The drain of the PMOS transistor **581** is connected to the gate of the

PMOS transistor **582** and the drain of the PMOS transistors **582** is connected to the gate of the PMOS transistors **581**. The drain of the PMOS transistor **581** is connected to the drain of the NMOS transistor **585** and the drain of the PMOS transistor **582** is connected to the drain of the NMOS transistor **586**. The output node **573** of the first level shift circuit **570** is connected to the gate of the PMOS transistor **581** and the output node **574** of the first level shift circuit **570** is connected to the gate of the PMOS transistor **582**. The sources of the NMOS transistors are connected to the first negative high voltage source **VNX0 526a**. The output node **583** is at the junction of the connection of the drains of the PMOS transistor **582** and the NMOS transistor **586**. The output node **584** is at the junction of the connection of the drains of the PMOS transistor **585**.

5

10

15

20

25

30

[0105] The output nodes 583 and 584 of the second level shift circuit 580 are the input nodes of the third level shift circuit 590. The third level shift circuit 590 has pair of PMOS transistors 591 and 592 that have their sources connected to a second positive high voltage power supply VPX0 527b. The drain of the PMOS transistors 591 is connected to the source of the PMOS transistor 593. The drain of the PMOS transistors **592** is connected to the source of the PMOS transistor **594**. The output node 583 of the second level shift circuit 580 is connected to the gate of the PMOS transistor 591 and the output node 584 of the second level shift circuit 580 is connected to the gate of the PMOS transistor **592**. The gates of the PMOS transistors 593 and 594 are connected to the isolation signal ISOP 528. The isolation signal ISOP 528 is used to isolate the drain of PMOS transistors 591 and 592 from the in-phase high voltage block select signal XD 530 and the inverse high voltage block select signal XDB 532 at the program mode. If the PMOS transistors 593 & 594 are eliminated, the voltage level of the power supply voltage source VDD is applied to output node 583 or output node 584 during a program operation. This causes a voltage level of the power supply voltage source VDD plus the very high positive erase voltage is from approximately +8.0V to approximately +10.0V to be applied from the gate to the drain of the PMOS transistors 591 or 592. The drain of the PMOS transistor 593 is connected to the drain of the NMOS transistor 595 and the gate of the NMOS transistor 596. The drain of the PMOS transistor 594 is connected to the drain of the NMOS transistor 596 and the gate of the NMOS

transistor **595**. The bulk regions of the PMOS transistors **591**, **592**, **593**, and **595** are connected to the second high voltage power supply **VPX1 527a**. The sources of the NMOS transistors are connected to the second negative high voltage source **VNX1 526b**. The high voltage block select signal **XD 530** is present at the junction of the connection of the drains of the PMOS transistor **594** and the NMOS transistor **596**. The inverse high voltage block select signal **XDB 532** is present at the junction of the connection of the drains of the PMOS transistor **593** and the NMOS transistor **595**.

5

10

15

20

25

30

[0106] Fig. 8 is a schematic diagram of sector source line decoder of the nonvolatile memory device of Fig. 4. The sector source line decoder 416a is divided into multiple block source line decoders 417a, ..., 417n. Each of the block source line decoders 417a, ..., 417n has a logic gate 600a, ..., 600n (a NAND gate in this embodiment) that receives and decodes the block address 520 of the row address 490 of Fig. 4. The output of the block source line decoders 417a, ..., 417n is the block source line selection signal 610a, ..., 610n that is the input to the source line selector/conditioner 605a, ..., 605n. The source line selector/conditioner 605a, 605n is connected to the source lines 426a, ..., 426n to apply the correct voltage levels to the source lines 426a, ..., 426n for reading, programming, and erasing the selected NMOS floating gate transistors M0, ..., Mn. The source line selector/conditioner 605a, ..., 605n is connected to the block gate select lines 433a, ..., 433n to provide the activation signal for activating the block select floating gate transistor MB0 460a, ..., 460n of Fig. 5 to connect the selected NMOS floating gate transistors M0, ..., Mn to the associated sector bit lines 455a, 455b, ..., 455k. The out-of-phase erase signal ERSB 615, positive high voltage source VP2 616, the inphase program signal PG 618, and the out-of-phase program signal PGB 619 provide the activation signals for setting the appropriate voltage levels to the source lines 426a, ..., 426n and the block gate select lines 433a, ..., 433n from the source line address lines ST[0] 620a, ST[1] 620b, and ST[3] 620c and the source line select line SLS 632. The source line address lines ST[0] 620a, ST[1] 620b, and ST[3] 620c are connected to the drains of the NMOS transistors 625a, 625b, and 625c. The sources of the NMOS transistors 625a, 625b, and 625c are connected to the source line decoders 605a, ..., 605n. The gates of the NMOS transistors 625a,

625b, and 625c are connected to the source line isolation signal DISE 630 to isolate the source line address lines ST[0] 620a, ST[1] 620b, and ST[3] 620c from the source line decoders 605a, ..., 605n during an erase operation.

[0107] Fig. 9 is a schematic diagram of a source line selector/conditioner of the source line decoder 605a, ..., 605n of Fig. 8. The source line selector/conditioner 605 has a voltage level shifter 640 that receives the block selection signal 610 and translates the voltage level of the block selection signal 610 to those required by the source lines 426 and the block gate select signal 433. The voltage level shifter 640 has a logic gate 641 (a NAND circuit in this embodiment) that receives the block selection signal 610 and the out of phase of the erase command signal 615. The output of the logic gate 641 is an input to a logic gate 642 (a NAND circuit in this embodiment). The second input of the logic gate 642 is the erase command signal 615. The output of the logic gate 641 is connected to the input of the NMOS transistor 644. The output of the logic gate 642 is the input of the NMOS transistor 643. The sources of the NMOS transistors 643 and 644 are connected to the ground reference voltage source (0.0). The drain of the NMOS transistor 643 is connected to the drain of the PMOS transistor 646 and the gate of the PMOS transistor 645. The drain of the NMOS transistor 644 is connected to the drain of the PMOS transistor 645 and the gate of the PMOS transistor 646. The sources of the PMOS transistors 645 and 646 are connected to the positive high voltage source VP2 616. The in-phase output SD 650 of the voltage level shifter 640 is generated at the junction of the connection of the drains of the NMOS transistor 644 and the PMOS transistor 645. The out-of-phase output SDB 652 of the voltage level shifter 640 is generated at the junction of the connection of the drains of the NMOS transistor 643 and the PMOS transistor 646.

10

15

20

25

30

The in-phase output SD 650 and out-of-phase output SDB 652 of the voltage level shifter 640 are connected to the inputs of the source line decoder 635. The source line decoder 635 is formed of pairs of NMOS transistors 655a, ..., 655n and 657a, ..., 657n. The gates of the NMOS transistors 655a, ..., 655n are connected to the in-phase output SD 650 of the voltage level shifter 640 and the gates of the NMOS transistors 657a, ..., 657n are connected to the out-of-phase output SDB 652 in-phase output SD 650. The sources of the NMOS transistors

655a, ..., 655n and the drains of the NMOS transistors 657a, ..., 657n are connected to the source lines 426a. The drains of the NMOS transistors 655a, ..., 655n are connected to the source line address lines ST[0] 620a, ST[1] 620b, and ST[3] 620c. The sources of the NMOS transistors 657a, ..., 657n are connected to the source line select line SLS 632.

5

10

15

20

25

30

[0109] The in-phase program command signal **PG 618** and the out-of-phase program command signal PGB 619 are connected to the pass gate circuits 660 and 665. The NMOS transistor 661 and the PMOS transistor 662 are placed in parallel to form the pass gate circuit 660 and the PMOS transistor 666 and the NMOS transistor 667 are placed in parallel to form the pass gate circuit 665. The out-ofphase program command signal PGB 619 is connected to the gates of the NMOS transistor 661 and the PMOS transistor 666 and the in-phase program command signal PG 618 is connected to the PMOS transistors 662 and 667. The sources of the NMOS transistor 661 and the PMOS transistor 662 are connected to the positive high voltage source VP2 616. The drains of the NMOS transistor 661 and the PMOS transistor 662 are connected to the sources of the PMOS transistor 666 and the NMOS transistor 667 and to the block gate select line 433 of each block to selectively activate the block select floating gate transistors MB0 460a, ..., 460n of Fig. 5. The sources of the PMOS transistor 666 and the NMOS transistor 667 are connected to the gates of the NMOS transistors 655a, ..., 655n to transfer the decoded in-phase output SD 650 to activate one of the NMOS transistors 655a, ..., 655n when the of the voltage level shifter 640 is active during a program operation.

[0110] Fig. 10 is flow chart for the method for operating the nonvolatile memory device of Fig. 4. Fig. 11 is flow chart of the method for erasing and erase verifying a page, block, or sector of the nonvolatile memory device of Fig. 4. Fig. 12 is flow chart of the method for programming and program verifying a page of the nonvolatile memory device of Fig. 4. Refer now to Figs. 4 – 12, 13a, 13b, 14a, 14b, and 15 for a discussion of the operating voltage levels required for the reading, programming, erasing, and verification of the nonvolatile memory device. The method begins by determining (Box 700) if the operation is an erase. If the operation is an erase operation, the erase is determined (Box 705) to be a page, block, or sector erase. If the operation is to be a page erase, the page to be erased is

selected (Box 710) and the page is erased (Box 725). The voltage levels for the array 405 of the NMOS floating gate transistors M0, ..., Mn are shown in Fig. 13a for a single level cell program and Fig. 13b for a multiple level cell program. For the page erase the voltage levels are the same for the single level cell program and the multiple level cell program. The word lines 432U of the unselected blocks 412U of the selected sectors are set to the very high negative erase voltage is from approximately -8.0V to approximately -10.0V as coupled from the P-type well TPW 244S of the selected sector. The P-type well TPW 244S of the selected sector set to the very high negative erase voltage is from approximately -8.0V to approximately -10.0V. In the unselected sectors 410a, ..., 410m of the array 405, the P-type well TPW 244U is set to approximately the voltage level of the ground reference voltage source (0.0). The selected word line 432S of the selected block is set to a very high positive erase voltage is from approximately +8.0V to approximately +10.0V. The unselected word line 432SU in the selected block 412S is set to the approximately the voltage level of the ground reference voltage source (0.0). The selected local bit line **450S** is set to the very high negative erase voltage is from approximately -8.0V to approximately -10.0V. The block gate select lines 433S are set to the high erase select voltage of approximately +5.0V to couple the local bit line 450a, ..., 450k and 451a, ..., 451k to the associated sector bit lines 455a, 455b, ..., 455k. The selected source line 426S are set to the very high negative erase voltage is from approximately -8.0V to approximately -10.0V. The selected global bit line select lines 467S are set to the very high negative erase voltage is from approximately -8.0V to approximately -10.0V to connect the sector bit lines 455a, 455b, ..., 455k to the global bit lines 470a, ..., 470n.

25

30

5

10

15

20

To establish the page erase values as just described the row decoders 422a, 422b, ..., 422n, and 424a, 424b, ..., 424n of the selected sector have voltage levels described in Figs. 14a and 14b. The single level cell program signal of Fig 14a and the multiple level cell program signals of Fig.14b are identical for a page erase operation The selected word line 432S must be set to the very high positive erase voltage is from approximately +8.0V to approximately +10.0V and the

5

10

15

20

25

30

unselected word lines **432SU** of the selected block are set to the approximately the voltage level of the ground reference voltage source (0.0).

The unselected word lines 432U of the unselected blocks are coupled to the very high negative erase voltage is from approximately -8.0V to approximately -10.0V from the P-type well TPW 244S. To accomplish these levels, the row decoders 422a, 422b, ..., 422n of the selected blocks 412S have their selected high voltage power supply voltage line XT 535S associated with the selected word line 432S set to the very high positive erase voltage is from approximately +8.0V to approximately +10.0V to be fed through the row decode circuit 540a, ..., 540n and the PMOS high voltage isolators 550a, ..., 550n to the selected word line 432. The unselected high voltage power supply voltage line 535U associated with the selected word line 432SU set to the voltage level of the ground reference voltage level to be fed through the row decode circuit 540a, ..., 540n and the PMOS high voltage isolators 550a, ..., 550n to the unselected word line 432SU. The voltage level of the selected in-phase block select signals XD 530S, indicating that a block 412S is selected, is set to the very high positive erase voltage is from approximately +8.0V to approximately +10.0V and the voltage level of the out-of-phase block select signals XD 530U, indicating that a block 412U is unselected, is set to approximately the voltage level of the ground reference voltage source (0.0) to be coupled from the row decode circuit 540a, ..., 540n through the PMOS high voltage isolators 550a, ..., 550n such that the unselected word lines 432U are coupled to the very high negative erase voltage that is from approximately -8.0V to approximately -10.0V from the Ptype well TPW 244S. The N-type wells 552S of the selected block 412S is connected to the very high positive erase voltage is from approximately +8.0V to approximately +10.0V to avoid voltage breakdown in the PMOS high voltage isolators 550a, ..., 550n and the N-type well switch 555a, ..., 555n. The N-type wells 552U of the selected block 412U is connected to the voltage level of the ground reference voltage source (0.0).

[0112] To transfer the very high positive erase voltage is from approximately +8.0V to approximately +10.0V present on the selected high voltage power supply voltage line **XT 535S** to the selected word line **432S**, the PMOS high voltage isolators **550a**, ..., **550n** are activated with the isolation signal **ISOB 566** is set to the

voltage level of the ground reference voltage source (0.0). The out of phase read signal RDB 564, first positive high voltage power source VPX1 527a, the second high voltage power source VPX0 527b, and the positive N-well biasing voltage source VP1 562 are set to the very high positive erase voltage is from approximately +8.0V to approximately +10.0V to set the selected word line 432S to the voltage level of the very high positive erase voltage is from approximately +8.0V to approximately +10.0V. The first high negative voltage source VNX0 526a, the second negative high voltage source VNX1 526b, the negative N-well biasing voltage source VN1 560 and isolation signal ISOP 528 are set to the voltage level of the ground reference voltage source (0.0) to set the unselected word lines 432SU of the selected block 412S to approximately the voltage level of the ground reference voltage source (0.0).

5

10

15

20

25

30

[0113] Fig. 15 illustrates the voltage levels of both the single level cell program and the multiple level cell program to generate the biasing voltages for the source lines for the page, block, or sector erase. In the erase operation for the page, block, sector all the source lines 426S, 426SU, and 426U are selected and set to the very high negative erase voltage level of from approximately -8.0V to approximately -10.0V, because the very high negative erase voltage applied to the P-type well **TPW** 244S is transferred from source line select line SLS 632. All the source line address lines ST 620S and 620U are selected and set to approximately the voltage level of the ground reference voltage source (0.0). All the block source line selection signals 610S and 610U are selected and set to the voltage level of the power supply voltage source VDD. All the block gate select lines BLG 433S and 433U are selected and set to approximately the voltage level of the ground reference voltage source (0.0). The out of phase erase command signal 615, the positive high voltage source VP2 616, and the in-phase program command signal PG 618 are set to approximately the voltage level of the ground reference voltage source (0.0). The source line select line SLS 632 and the source line erase isolation signal DISE 630 are set to the very high negative erase voltage level of from approximately -8.0V to approximately -10... The out-of-phase program command signal PGB 619 is set to the voltage level of the power supply voltage source. The very high negative erase voltage level of from approximately -8.0V to approximately -10.0V from as applied to the source line select

line **SLS** 632 is fed to the selected source lines 426S, but to prevent the very high negative erase voltage level of from approximately -8.0V to approximately -10.0V from from passing to all the source lines 426U, 426SU, and 426U in a selected sector the source line address lines **ST** 620S, the NMOS transistors 625a, 625b, and 625c must be turned off. The source line erase isolation signal **DISE** 630 is set to the very high negative erase voltage level of from approximately -8.0V to approximately -10.0V to turn off the NMOS transistors 625a, 625b, and 625c.

5

10

15

20

25

30

[0114] Returning now to Fig. 11, after the completion of the erase operation (Box 725), the page erase verify operation is executed (Box 730) to determine if the erase has been successfully accomplished. If the erase is not successful, a loop counter is tested (Box 735) to assess that the maximum number of erasure trials is not exceeded. If the maximum number of erasure trials is not exceeded, the loop counter is incremented (Box 740) and the page erase operation is executed repetitively until the maximum number of erasure trials is exceeded and the nonvolatile memory device is declared as having failed (Box 745) or the erasure is a success and the nonvolatile memory device is declared as having successfully been erased (Box 750).

[0115] The voltage levels for the page erase verification for the array **405** of the NMOS floating gate transistors **M0**, ..., **Mn** are shown in Fig. 13a for a single level cell program and Fig. 13b for a multiple level cell program. Referring to Figs. 13a and 13b, the unselected word lines **432U** of the unselected blocks **412U** and the unselected word lines **432SU** of the selected blocks **412 S** are set to the voltage level of the ground reference voltage source (0.0). The selected word line **432S** is set to a voltage level of the lower boundary of the erase threshold voltage **Vt1L** or approximately +5.0V for the single level cell program as shown in Fig. 13a. The selected word line **432S** is set to a voltage level of the lower boundary of the erase threshold voltage **Vt3L** or approximately +5.0V for the multiple level cell program as shown in Fig. 13b.

[0116] Referring to Figs 14a and 14b, the selected word line **432S** is set to the lower boundary of the erase threshold voltage **Vt1L** by setting selected high voltage power supply voltage line **XT 535S** to the voltage level of the lower boundary of the

erase threshold voltage level. The voltage level of the selected in-phase block select signals XD 530S, the first positive high voltage power source VPX1 527a, the second high voltage power source VPX0 527b, negative N-well biasing voltage source VP1 562 are set to lower boundary of the erase threshold voltage Vt1L. to pass the lower boundary of the erase threshold voltage Vt1L to the selected word line 432S. The out of phase read signal RDB 564, the first high negative voltage source VNX0 526a, the second negative high voltage source VNX1 526b, and the isolation signal ISOP 528 are set to the voltage level of the ground reference voltage source (0.0V). These voltage levels, as described, pass the lower boundary of the erase threshold voltage Vt1L from the selected high voltage power supply voltage line XT 535S to the selected word line 432S. Further, The voltage levels, as described, pass the voltage level of the ground reference voltage source (0.0V) from the unselected high voltage power supply voltage line XT 535U to the unselected word line 432U.

5

10

15

20

25

30

[0117] The bit lines local bit lines 450a, ..., 450k and 451a, ..., 451k as shown in Fig. 5 are selectively connected to the associated sector bit lines 455a, 455b, ..., 455k. Two of the sector bit lines 455a, 455b, ..., 455k are selectively connected to one of the global bit lines 470a, ..., 470n. The local bit line 450a, ..., 450k and 451a, ..., 451k of one column is read or verified followed by reading the second local bit line 450a, ..., 450k and 451a, ..., 451k of the adjacent associated column. To accomplish this, the selected bit lines LBL 450S for the column being read is precharged to the pre-charge voltage level of the power supply voltage source VDD less the threshold voltage Vt (VDD - Vt) for sensing the status of the selected NMOS floating gate transistors M0, ..., Mn on the activated column. The pre-charge voltage level (VDD - Vt) will be discharged to 0V when the NMOS floating gate transistor M0, ..., Mn has not been successfully erased to the erased threshold voltage level is lower than the lower boundary of the erased threshold voltage level. If the NMOS floating gate transistors M0, ..., Mn are erased, the pre-charged level will be maintained when the threshold voltage of the erased NMOS floating gate transistors M0, ..., Mn is greater than the erased threshold voltage level. Since all the local bit line 450a, ..., 450k and 451a, ..., 451k are tested during the erase verify operation, there are no unselected local bit lines 450U. The selected block gate select line

5

10

15

20

25

30

433S for all the blocks of the selected sector are set to the voltage level of the high read select voltage **HV**" of approximately +5.0V to fully couple the local bit line **450a**, ..., **450k** and **451a**, ..., **451k** to the associated sector bit lines **455a**, **455b**, ..., **455k**.

The selected source line **426S** in the selected sector **412S** are set to the voltage level of the ground reference voltage source (0.0). The unselected source lines **426U** is first read inhibit voltage is approximately +1.0V. The selected global bit line select line **467S** of the selected sector **410S** are set to the voltage level of the power supply voltage source **VDD** to connect a first set of sector bit lines **455a**, **455b**, ..., **455k** to the associated global bit lines **470a**, ..., **470n**. The unselected global bit line select lines **467U** of the selected sector **410S** are set to the voltage level of the power supply voltage source **VDD** to disconnect a second set of sector bit lines **455a**, **455b**, ..., **455k** from the associated global bit lines **470a**, ..., **470n**. The P-type well **TPW 244S** selected sector **410S** and the P-type well **TPW 244U** unselected sectors **410U** are set to the voltage level of the ground reference voltage source (0.0).

[0119] To establish the voltage levels as described for the erase verification in Figs. 13a and 13b, the source line decoder 415 has the voltage levels shown in Fig. 15. Referring to Fig. 15, the selected source line 426S is set to the voltage level of the ground reference voltage source (0.0V) and the unselected source lines 426SU and 426U are set to the first read inhibit voltage VS1* that is approximately +1.0V. Further, the selected block gate select line 433S and the unselected block gate select lines 433U are to be set to the voltage level of the high source line select voltage HV" that is approximately +5.0V. To accomplish these voltage levels, the selected source line address line ST 620S for the selected source line 426S is set to the voltage level of the ground reference voltage source (0.0V) and the unselected source line address line ST 620U is set to the first read inhibit voltage VS1*. The selected block source line selection signal SXD 610S is set to the voltage level of the power supply voltage source VDD and the unselected block source line selection signal SXD 610U is set to the voltage level of the ground reference voltage source (0.0V). The out of phase erase command signal **ERSB 615** is set to the voltage

level of the power supply voltage source VDD. The positive high voltage source VP2 616 and the out-of-phase program command signal PGB 619 are set to voltage level of the high source line select voltage HV" that is approximately +5.0V. The source line select line SLS 632 is set to the voltage level of the first read inhibit voltage VS1*. The source line erase isolation signal DISE 630 is set to the voltage level of the power supply voltage source VDD. The in-phase program command signal PG 618 is set to approximately the voltage level of the ground reference voltage source (0.0).

5

10

15

20

[0120] Return now to Fig. 11. If the operation is to be a block erase, the block to be erased is selected (Box 715) and the block is erased (Box 725). Referring now to Figs. 14a and 14b, the voltage levels for the block erase are identical to that of the page erase described above except that there are no unselected word lines 432SU in the selected block 412S. All the word lines 432S are now selected for erasure and placed at the very high positive erase voltage level of from approximately +8.0V to approximately +10.0V to accomplish the block erase.

[0121] Returning now to Fig. 11, after the completion of the erase operation (Box 725), the block erase verify operation is executed (Box 730) to determine if the erase has been successfully accomplished. The block erase verify is identical to the page erase verify, except, again, there are no unselected word lines 432U. The selected word lines 432S are set to a voltage level of the lower boundary of the erase threshold voltage Vt1L or approximately +5.0V for the single level cell program as shown in Fig. 13a. The selected word lines 432S are set to a voltage level of the lower boundary of the erase threshold voltage Vt3L or approximately +5.0V for the multiple level cell program as shown in Fig. 13b.

Returning to Fig. 11, if the block erase is not successful, a loop counter is tested (Box 735) to assess that the maximum number of erasure trials is not exceeded. If the maximum number of erasure trials is not exceeded, the loop counter is incremented (Box 740) and the page erase operation is executed repetitively until the maximum number of erasure trials is exceeded and the nonvolatile memory device is declared as having failed (Box 745) or the erasure is a success and the

nonvolatile memory device is declared as having successfully been erased (Box **750**).

[0122] Return now to Fig. 11. If the operation is to be a sector erase, the sector to be erased is selected (Box 715) and the sector is erased (Box 725). Referring now to Figs. 14a and 14b, the voltage levels for the sector erase are identical to that of the page erase and block erase described above except that there are no unselected word lines 432SU or 432U. All the word lines 432S are now selected for erasure and placed at the very high positive erase voltage level of from approximately +8.0V to approximately +10.0V to accomplish the sector erase.

5

10

15

20

25

30

[0123] Returning now to Fig. 11, after the completion of the erase operation (Box 725), the sector erase verify operation is executed (Box 730) to determine if the erase has been successfully accomplished. The sector erase verify is identical to the page erase verify, except, again, there are no unselected word lines 432SU or 432U. All the selected word lines 432S are set to a voltage level of the lower boundary of the erase threshold voltage Vt1L or approximately +5.0V for the single level cell program as shown in Fig. 13a. The selected word lines 432S are set to a voltage level of the lower boundary of the erase threshold voltage Vt3L or approximately +6.0V for the multiple level cell program as shown in Fig. 13b. Returning to Fig. 11, if the sector erase is not successful, a loop counter is tested (Box 735) to assess that the maximum number of erasure trials is not exceeded. If the maximum number of erasure trials is not exceeded, the loop counter is incremented (Box 740) and the page erase operation is executed repetitively until the maximum number of erasure trials is exceeded and the nonvolatile memory device is declared as having failed (Box 745) or the erasure is a success and the nonvolatile memory device is declared as having successfully been erased (Box 750).

[0124] Returning now to Fig. 10, if the operation is determined (Box **700**) not to be an erase operation, the operation is determine (Box **755**) if it is a program operation. If the operation is determined (Box **755**) to be a program operation

5

10

15

20

25

30

(referring to Fig. 12), data is loaded (Box 756) to the data register and sense amplifier 435 and the page to be programmed is selected (Box 758). The selected page is then programmed with the voltage levels applied as shown in Fig. 13a, 13b, 14a, 14b, and 15. Referring to Figs 13a and 13b, the unselected word lines 432U of the unselected blocks 412U and the unselected word lines 432SU of the selected block 412S are set to the negative program inhibit voltage that is approximately -2.0V. The selected word line 432S is set to the high negative program voltage level is from approximately -8.0V to approximately -10, which is somewhat less than the breakdown voltage BVDSS of the transistors of the row decoder 420 of Fig.4. The selected local bit lines LBL 450S for the columns that are to be programmed are set to the high program voltage is approximately +5.0V for the single level program cell (Fig. 13a). The selected local bit lines LBL 450S for the columns that are to be programmed are set to one of the program voltages that establish the desired threshold voltage representing the data to be programmed. The program voltages, as shown in Fig. 13b, are approximately +4.0V for the first level programmed threshold voltage Vt2, approximately +5.0V for the first level programmed threshold voltage Vt1, and approximately +6.0V for the first level programmed threshold voltage Vt0. The unselected local bit lines LBL 450U and the program inhibit of the selected local bit lines LBL 450S for the columns that are to remain erased are set to a voltage level of approximately the ground reference voltage source (0.0) or alternately disconnected and allowed to float. To insure that the program voltages are passed from the column address decoder 445 to the global bit lines 447a, **447n** to the sector bit lines **455a**, **455b**, ..., **455k** to the local bit line **450a**, ..., **450k** and 451a, ..., 451k, the selected block gate select line 433S for the selected block 412S and the sector gate select line 467S for the selected sector 410S is set to the high program select voltage of from approximately +8.0V to approximately +10.0V. The unselected block select gate lines 433U for the unselected blocks 412U and the unselected sector gate select lines 467U for the unselected sectors 410U are set to the voltage level of the ground reference voltage source. The selected source line 426S connected to the selected page of the selected block 412S is set to the voltage level of the ground reference voltage source. The unselected source lines 426U of the selected sector 410S are set to the source line program inhibit voltage that is from approximately +1.5V to approximately 1.8V. The selected P-type well TPW

244S in which the selected sector **410S** is formed and the unselected P-type wells **TPW 244U** in which the unselected sectors **410U** are formed are set to the voltage level of the ground reference voltage source.

5

10

15

20

25

30

[0125] To establish the voltage level as described for the programming in Figs. 13a and 13b, the row decoder 420 has the voltage levels shown in Figs. 14a and 14b. To have the selected word line 432S set to the high negative program. voltage of from approximately -8.0V to approximately -10.0V, the selected high voltage power supply voltage line XT 535S associated with the selected word line 432S set to the very high negative program voltage is from approximately -8.0V to approximately -10.0V. To have the unselected word lines 432SU and 432U set to the negative program inhibit voltage that is approximately -2.0V, the unselected high voltage power supply voltage line XT 535U associated with the unselected word lines 432U set to the negative program inhibit voltage that is approximately -2.0V. The voltage level of the selected in-phase block select signals XD 530S, indicating that a block 412S is selected is set to approximately the voltage level of the ground reference voltage source (0.0) such that the very high negative program voltage of from approximately -8.0V to approximately -10.0V. is coupled from the row decode circuit 540a, ..., 540n through the PMOS high voltage isolators 550a, ..., 550n to the selected word line 432S. The voltage level of the out-of-phase block select signals XD 530U, indicating that a block 412U is unselected, is set to the very high negative program voltage of from approximately -8.0V to approximately -10.0V to couple the negative program inhibit voltage that is approximately -2.0V at the to the unselected high voltage power supply voltage line XT 535U to the unselected word line 432SU and 432U. The N-type wells 552S of the selected block 412S and the N-type wells 552U of the unselected blocks 412U is connected to the voltage level of approximately the ground reference voltage source (0.0).

[0126] To establish the voltage level as described for the programming in Figs. 13a and 13b, the source line decoder **415** has the voltage levels shown in Fig. 15. Referring to Fig. 15, the selected source line **426S** is set to the voltage level of the ground reference voltage source (0.0V) or disconnected and allowed to float. The unselected source lines **426SU** and **426U** are set to the second read inhibit voltage **VS2**** that is from approximately +1.5V to approximately 1.8V. Further, the

selected block gate select lines **433S** is to be set to the voltage level of very high program voltage of from approximately +8.0V to approximately +10.0V and the unselected block gate select lines **433U** is to be set to the voltage level of approximately the ground reference voltage source (0.0).

5

10

15

20

25

30

To accomplish these voltage levels, the selected source line address line ST 620S for the selected source line 426S is set to the voltage level of the ground reference voltage source (0.0V) or disconnected and allowed to float. The unselected source line address line ST 620U is set to the first read inhibit voltage VS2**. The selected block source line selection signal SXD 610S is set to the voltage level of the power supply voltage source VDD and the unselected block source line selection signal **SXD 610U** is set to the voltage level of the ground reference voltage source (0.0V). The out of phase erase command signal ERSB 615 is set to the voltage level of the power supply voltage source VDD. The positive high voltage source VP2 616 and the in-phase program command signal PG 618 are set to very high program voltage of from approximately +8.0V to approximately +10.0V. The source line select line SLS 632 is set to the voltage level of the first read inhibit voltage VS2**. The source line erase isolation signal DISE 630 is set to the voltage level of the high program select voltage is approximately +5.0V. The out-of-phase program command signal PGB 619 is set to approximately the voltage level of the ground reference voltage source (0.0).

[0127] Returning now to Fig. 11, after the completion of the program operation (Box 760), the page program verify operation is executed (Box 765) to determine if the program has been successfully accomplished. If the program is not successful, a loop counter is tested (Box 770) to assess that the maximum number of program trials is not exceeded, the loop counter is incremented (Box 775) and the page program operation is executed repetitively until the maximum number of program trials is exceeded and the nonvolatile memory device is declared as having failed (Box 780) or the programming is a success and the nonvolatile memory device is declared as having successfully been erased (Box 785).

The program verify (Box **765**) is essentially the same as the erase verify (Box **730**) of Fig. 11 except the selected word line **432S** of the single level program cell of Fig. 13a is set to the upper boundary of the threshold voltage **Vt0H** to evaluate the programmed threshold voltage of the selected NMOS floating gate transistors **M0**, ..., **Mn**. In the case of the multiple level program cell of Fig. 13b, selected word line **432S** is iteratively set to the upper boundary of the first threshold voltage **Vt0H**, second threshold voltage **Vt1H**, and the third threshold voltage **Vt2H** to evaluate the programmed threshold voltage of the selected NMOS floating gate transistors **M0**, ..., **Mn**.

5

10

15

20

25

30

[0129] Returning now to Fig. 10, if the operation is determined (Box 755) not to be a program operation, the operation is a read operation and the read operation is executed (Box 790). The selected page is then read with the voltage levels applied as shown in Fig. 13a, 13b, 14a, 14b, and 15. Referring to Figs 13a and 13b. the unselected word lines 432U of the unselected blocks 412U and the unselected word lines 432SU of the selected block 432S are voltage level of the ground reference voltage source (0.0V). The selected word line 412S is set to the voltage level of the power supply voltage source VDD. The selected local bit lines LBL 450S for the columns that are to be read are set to the first read biasing voltage of approximately +1.0V for the single level program cell (Fig. 13a) and the multiple level program cell (Fig. 13b). The unselected local bit lines LBL 450U for the columns that are set to a voltage level of approximately the ground reference voltage source (0.0). To insure that the voltages are passed from the column address decoder 445 to the global bit lines 447a, ..., 447n to the sector bit lines 455a, 455b, ..., 455k to the local bit line 450a, ..., 450k and 451a, ..., 451k, the selected block gate select line 433S for the selected block 412S is set to the high read select voltage HV" of approximately +5.0V to fully couple the local bit line 450a, ..., 450k and 451a, ... 451k to the associated sector bit lines 455a, 455b, ..., 455k. The sector gate select line 467S for the selected sector 410S is set to voltage level of the power supply voltage source VDD. The unselected sector gate select lines 467U for the unselected sectors 410U are set to the voltage level of the ground reference voltage source. The selected source line 426S connected to the selected page of the selected block 412S is set to the voltage level of the ground reference voltage

source. The unselected source lines **426U** of the selected block **412S** is set to the source line read inhibit voltage that is approximately +1.0V. The selected P-type well **TPW 244S** in which the selected sector is formed and the unselected P-type wells **TPW 244U** in which the unselected sectors are formed are set to the voltage level of the ground reference voltage source.

5

10

15

20

25

30

[0130] To establish the read voltages of Figs13a and 13b (referring to Figs 14a and 14b), the selected word line 432S is set to the voltage level of the power supply voltage source VDD by setting selected high voltage power supply voltage line XT 535S to the voltage level of the voltage level of the power supply voltage source VDD. The voltage level of the selected in-phase block select signals XD 530S, the first positive high voltage power source VPX1 527a, the second high voltage power source VPX0 527b, negative N-well biasing voltage source VN1 560, and the positive N-well biasing voltage source VP1 562 are set to the voltage level of the power supply voltage source VDD to pass the voltage level of the power supply voltage source VDD to the selected word line 432S. The out of phase read signal RDB 564, the first high negative voltage source VNX0 526a, the second negative high voltage source VNX1 526b, and the isolation signal ISOP 528 are set to the voltage level of the ground reference voltage source (0.0V). These voltage levels, as described, pass the voltage level of the power supply voltage source VDD from the selected high voltage power supply voltage line XT 535S to the selected word line 432S. Further, The voltage levels, as described, pass the voltage level of the ground reference voltage source (0.0V) from the unselected high voltage power supply voltage line XT 535U to the unselected word line 432U.

The local bit lines **450a**, ..., **450k** and **451a**, ..., **451k** as shown in Fig. 5 are selectively connected to the associated sector bit lines **455a**, **455b**, ..., **455k**. Two of the sector bit lines **455a**, **455b**, ..., **455k** are selectively connected to one of the global bit lines **470a**, ..., **470n**. The local bit line **450a**, ..., **450k** and **451a**, ..., **451k** of one column is read or verified followed by reading the second local bit line **450a**, ..., **450k** and **451a**, ..., **451k** of the adjacent associated column. To accomplish this, the selected bit lines **LBL 450S** for the column being read is set to the voltage level of the read sense voltage that is approximately +1.0V for sensing the status of the selected NMOS floating gate transistors **M0**, ..., **Mn** on the activated

column. The unselected bit lines **LBL 450U** for the column not being read is set to the voltage level of the ground reference voltage source (0.0) to disable the column not being read. The selected block gate select line **433S** and the unselected block gate select line **433U** for the selected sector is set to the voltage level of the high read select voltage **HV**" of approximately +5.0V to fully couple the local bit line **450a**, ..., **450k** and **451a**, ..., **451k** to the associated sector bit lines **455a**, **455b**, ..., **455k**.

5

10

15

20

[0132] The selected source line 426S in the selected sector 412S are set to the voltage level of the ground reference voltage source (0.0). The unselected source lines 426U is first read inhibit voltage is approximately +1.0V. The selected global bit line select line 467S of the selected sector 410S are set to the voltage level of the power supply voltage source VDD to connect a first set of sector bit lines 455a, 455b, ..., 455k to the associated global bit lines 470a, ..., 470n. The unselected global bit line select lines 467U of the selected sector 410S are set to the voltage level of the ground reference voltage source (0.0V) to disconnect a second set of sector bit lines 455a, 455b, ..., 455k from the associated global bit lines 470a. ..., 470n. For the read & program verify operations, the enabled global bit line select lines SLG[0] 467a and SLG[1] 467b will determine the sequence (order) of the reading or verifying of the adjacent columns of the NMOS floating gate transistors M0, ..., Mn. The split program and program verify operations are done according to the order of activation of the associated global bit line select lines SLG[0] 467a and SLG[1] 467b. The P-type well TPW 244S selected sector 410S and the P-type well TPW 244U unselected sectors 410U are set to the voltage level of the ground reference voltage source (0.0).

To establish the voltage levels as described for the read operation in Figs. 13a and 13b, the source line decoder 415 has the voltage levels shown in Fig. 15. Referring to Fig. 15, the selected source line 426S is set to the voltage level of the ground reference voltage source (0.0V) and the unselected source lines 426SU and 426U are set to the first read inhibit voltage VS1* that is approximately +1.0V.
Further, the selected block gate select line 433S and unselected block gate select lines 433U are to be set to the voltage level of the high source line select voltage

HV" that is approximately +5.0V. To accomplish these voltage levels, the selected source line address line ST 620S for the selected source line 426S is set to the voltage level of the ground reference voltage source (0.0V) and the unselected source line address line ST 620U is set to the first read inhibit voltage VS1*. The selected block source line selection signal SXD 610S is set to the voltage level of the power supply voltage source VDD and the unselected block source line selection signal SXD 610U is set to the voltage level of the ground reference voltage source (0.0V). The out of phase erase command signal ERSB 615 is set to the voltage level of the power supply voltage source VDD. The positive high voltage source VP2 616 and the out-of-phase program command signal PGB 619 are set to voltage level of the high source line select voltage HV" that is approximately +5.0V. The source line select line SLS 632 is set to the voltage level of the first read inhibit voltage VS1*. The source line erase isolation signal DISE 630 is set to the voltage level of the power supply voltage source VDD. The in-phase program command signal PG 618 is set to approximately the voltage level of the ground reference voltage source (0.0).

[0134] In other embodiments of this invention, nonvolatile memory device **400** incorporating NOR flash floating-gate transistors may have NAND flash floating gate transistor cells and be in keeping with the intent of this invention. Further, the description of the nonvolatile memory device **400** incorporating NOR flash floating-gate transistors may also be NOR or NAND flash charge trapping transistor formed with a layers of silicon, a first layer of silicon dioxide, silicon nitride, a second layer of silicon oxide and a layer of polycrystalline silicon commonly referred to as a SONOS charge trapping transistor.

25 [0135] While this invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

[0136] The invention claimed is:

5

10

15

20

1. A nonvolatile memory device comprising:

an array of nonvolatile memory cells arranged in rows and columns, such that the nonvolatile memory cells located on each column are connected in groups such that the drains of each of the nonvolatile memory cells are connected to communicate with a local bit line associated with each column, the nonvolatile memory cells on each row have their gates commonly connected to a word line, and the nonvolatile memory cells one two adjacent rows have their sources commonly connected to a source line, wherein -the array of nonvolatile memory cells is partitioned into sectors, where each sector is placed in an isolation well of a first impurity type and each sector of the array of the nonvolatile memory cells is divided into blocks and each block is divided into pages, and each page includes one row of the nonvolatile memory cells within each sector of each block connected to a word line;

a plurality of peripheral circuits connected to the word lines, bit lines, and sources lines to provide biasing voltages for reading, programming, erasing, and verifying selected nonvolatile memory cells, such that the biasing voltages do not exceed a drain to source breakdown voltage of the peripheral circuits.

- 2. The nonvolatile memory device of claim 1 wherein the peripheral circuit comprises a plurality of transistors, such that the drain to source breakdown voltage is less than from approximately 8.0V to 10.0V.
- The nonvolatile memory device of claim 1 wherein the groups of nonvolatile memory cells are connected into a NOR configuration or a NAND configuration.
- 1 4. The nonvolatile memory device of claim 1 wherein the groups of nonvolatile 2 memory cells are comprise charge storing floating gate transistors or charge trapping 3 SONOS transistors.

5. The nonvolatile memory device of claim 1 wherein the peripheral circuit 1 comprises: 2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

1

2

4

a row decoder for selecting rows of the nonvolatile memory cells and the row decoder comprises:

> a first block selector that activates when a block address indicates that a block is selected.

> a word line selector circuit connected to the first block selector circuit, which based on a row address provides the word lines with word line operational voltage levels necessary for biasing the control gates of the nonvolatile memory cells for reading, programming, verifying, and erasing;

a first voltage level shifter connected to the first block selector circuit for shifting a voltage level of a block select signal to activate pass gates to transfer the operational voltage levels to the word lines of the selected block for biasing the control gates of the nonvolatile memory cells of the block for reading, programming, verifying, and erasing the selected nonvolatile memory cells;

wherein the operational voltage levels of the word lines do not exceed the drain to source breakdown voltage level of the row decoder.

- The nonvolatile memory device of claim 5 wherein the peripheral circuit 6. comprises:
- a source decoder circuit connected to each source line within each block 3 to transfer necessary source line biasing voltage for reading. programming, verifying, and erasing selected nonvolatile memory cells 5 6 wherein the source decoder comprises:

a second block selector circuit which activates for the selection of the 7 8 block being addressed, and a source voltage level shifter connected to the block selector circuit to 9 shift a voltage level of the block selector signals for activating pass 10 transistors to transfer source line operational voltages to the source 11 lines connected to the sources of the nonvolatile memory cells of the 12 selected block for reading, programming, verifying, and erasing the 13 selected nonvolatile memory cells, 14 wherein the operational voltage levels to the source lines do not exceed 15 16 the drain to source breakdown voltage level of the source line decoder. 7. The nonvolatile memory device of claim 6 wherein the peripheral circuit 1 comprises: 2 a column decoder in communication with a local bit line for providing 3 biasing voltages for reading, programming, verifying, and erasing selected 4 nonvolatile memory cells; 5 wherein the operational voltage levels to the local lines do not exceed the 6 drain to source breakdown voltage level of the column decoder. 7 8. The nonvolatile memory device of claim 1 wherein the row decoder, source 1 decoder, and column decoder provide inhibit biasing voltage levels to all the non-2 selected nonvolatile memory cells to minimize disturbances resulting from the reading. 3 programming, verifying, and erasing selected nonvolatile memory cells. 4 9. The nonvolatile memory device of claim 8 wherein for reading a selected page of 1 the array of nonvolatile memory cells: 2

the row decoder transfers:

3

4	a voltage level of the power supply voltage source (VDD) to the word
5	line of the selected nonvolatile memory cells for a single level program
6	a ground reference voltage level to the word lines of the word lines of
7	the unselected nonvolatile memory cells;
8	the column decoder transfers:
9	a first read biasing voltage to the drains of the selected nonvolatile
10	memory cells; and
11	the source decoder transfers:
12	the ground reference voltage level to the source lines of the selected
13	nonvolatile memory cells and transfers a source line read inhibit
14	voltage to the source lines of the nonvolatile memory cells.
ĺ	10. The nonvolatile memory device of claim 9 wherein the voltage level of the power
2	supply voltage source is +1.8V or +3.0V.
1	11. The nonvolatile memory device of claim 9 wherein the voltage level of the read
2	biasing voltage is approximately +5.0V.
i	12. The nonvolatile memory device of claim 9 wherein the voltage level of the first
2	read inhibit voltage is approximately +1.0V
1	13. The nonvolatile memory device of claim 8 for erasing a selected page of the
2	array of nonvolatile memory cells:
3	a very high negative erase voltage is applied to an isolation well of the first
4	impurity type into which the sector of nonvolatile memory cells is formed.
5	the row decoder of selected blocks transfers:

a very high positive erase voltage to the word line of the selected 6 7. nonvolatile memory cells, and transfers the ground reference voltage level to the word lines of 8 the unselected nonvolatile memory cells of the selected block; 9 10 The row decoders of the unselected blocks of nonvolatile memory cells: disconnect the word lines of the unselected nonvolatile memory cells 11 so that the very high negative erase voltage is coupled from an 12 isolation well of the first impurity type to the word lines of the 13 unselected nonvolatile memory cells in unselected blocks; and 14 The source line decoder transfers: 15 the very high negative erase voltage to the selected and unselected 16 source lines. 17 14. The nonvolatile memory device of claim 13 wherein the voltage levels of the very 1 high positive erase voltage and the very high negative erase voltage is approximately 2 the breakdown voltage level of transistors forming the row decoder, column decoder, 3 and the source line decoder. ı 15. The nonvolatile memory device of claim 14 wherein the voltage level of the very high positive erase voltage is from approximately +8.0V to approximately +10.0V and 2 the voltage level of the very high negative erase voltage is from approximately -10.0V to 3 approximately -8.0V. 4 16. The nonvolatile memory device of claim 8 wherein for verifying a page erase of a 1 selected page of the array of nonvolatile memory cells: 2 the row decoder transfers: 3 a voltage level of a lower boundary of an erased threshold voltage 4 level to the word line of the selected nonvolatile memory cells, and 5

a ground reference voltage level to the word lines of the word lines of 6 7 the unselected nonvolatile memory cells; the column decoder transfers: 8 a second read biasing voltage to the drains of the selected nonvolatile 9 memory cells, 10 the ground reference voltage level to the source lines of the selected 11 nonvolatile memory cells, and 12 a source line first read inhibit voltage to the source lines of the 13 unselected nonvolatile memory cells. 14 17. 1 The nonvolatile memory device of claim 16 wherein the lower boundary of an erased threshold voltage level is approximately 6.0V for the single level cell program 2 and a multiple level cell programming. 3 18. The nonvolatile memory device of claim 16 wherein the voltage level of the 1 power supply voltage source is +1.8V or+ 2.3V. 2 19. The nonvolatile memory device of claim 16 wherein the voltage level of the read ŀ biasing voltage is approximately +5.0V. 2

- 1 20. The nonvolatile memory device of claim 16 wherein the voltage level of the
- second read inhibit voltage is approximately the voltage level of the power supply
- 3 voltage source less a threshold voltage of an NMOS transistor.
- 1 21. The nonvolatile memory device of claim 16 wherein the voltage level of the first
- 2 source line read inhibit voltage is approximately +1.0V.
- 1 22. The nonvolatile memory device of claim 16 wherein the lower boundary of an
- 2 erased threshold voltage level is approximately +6.0V.

1 23. The nonvolatile memory device of claim 8 wherein for erasing a selected block of the array of nonvolatile memory cells:

a very high negative erase voltage is applied to the isolation well of the first impurity type.

the row decoder transfers:

a very high positive erase voltage to the word lines of the nonvolatile memory cells of the selected block,

disconnect the word lines of the unselected nonvolatile memory cells of unselected blocks of nonvolatile so that the very high negative erase voltage is coupled from the isolation well of the first impurity type to the word lines of the unselected nonvolatile memory cells in unselected blocks; and

the source line decoder transfers:

the very high negative erase voltage to the selected and unselected source lines.

- The nonvolatile memory device of claim 23 wherein the voltage levels of the very
- 2 high positive erase voltage and the very high negative erase voltage is approximately
- the breakdown voltage level of transistors forming the row decoder, column decoder,
- 4 and the source line decoder.
- The nonvolatile memory device of claim 23 wherein the voltage level of the very
- 2 high positive erase voltage is from approximately +8.0V to approximately +10.0V and
- the voltage level of the very high negative erase voltage is from approximately -10.0V to
- 4 approximately -8.0V.

5

6

7

8

9

10

11

12

13

14

15

- 1 26. The nonvolatile memory device of claim 23 wherein for verifying a block erase, a
- selected page of the array of nonvolatile memory cells.

the row decoder transfers: 3 a voltage level of a lower boundary of an erased threshold voltage 4 level to the word line of the selected nonvolatile memory cells, and 5 the ground reference voltage level to the word lines of the word lines of 6 the unselected nonvolatile memory cells; 7 The column decoder transfers 8 the second read biasing voltage to the drains of the selected 9 nonvolatile memory cells; and 10 The source decoder transfers: 11 the ground reference voltage level to the source lines of the selected 12 nonvolatile memory cells, and 13 the first source line read inhibit voltage to the source lines of the 14 unselected nonvolatile memory cells. 15 27. The nonvolatile memory device of claim 26 wherein the lower boundary of an erased threshold voltage level is approximately 6.0V for the single level cell program 2 and the multiple level cell programming. 3 28. The nonvolatile memory device of claim 23 wherein the voltage level of the 1 power supply voltage source is +1.8V or +3.0V. 2 29. The nonvolatile memory device of claim 23 wherein the voltage level of the read biasing voltage is approximately +5.0V. 2 30. The nonvolatile memory device of claim 23 wherein the voltage level of the 1 second read inhibit voltage is approximately the voltage level of the power supply 2 voltage source less the threshold voltage of an NMOS transistor. 3

1 31. The nonvolatile memory device of claim 23 wherein the voltage level of the first source line read inhibit voltage is approximately +1.0V. T

- 1 32. The nonvolatile memory device of claim 23 wherein the lower boundary of an
- erased threshold voltage level is approximately +6.0V.
- 1 33. The nonvolatile memory device of claim 8 wherein for erasing a selected sector
- of the array of nonvolatile memory cells:
- a very high negative erase voltage is applied to the isolation well of the first impurity type ;
- 5 the row decoder transfers:
- a very high positive erase voltage to the word lines of the nonvolatile memory cells of the selected sector, and
- 8 the source decoder transfers:
- the very high negative erase voltage to the selected and unselected source lines.
- 1 34. The nonvolatile memory device of claim 33 wherein the voltage levels of the very
- 2 high positive erase voltage and the very high negative erase voltage is approximately
- the breakdown voltage level of transistors forming the row decoder, column decoder,
- 4 and the source line decoder.
- 1 35. The nonvolatile memory device of claim 33 wherein the voltage level of the very
- 2 high positive erase voltage is from approximately +8.0V to approximately +10.0V and
- the voltage level of the very high negative erase voltage is from approximately -10.0V to
- 4 approximately -8.0V.
- 1 36. The nonvolatile memory device of claim 8 wherein for verifying erasing a
- 2 selected sector:

the row decoder transfers: 3 the voltage level of a lower boundary of an erased threshold voltage level to the word line of the selected nonvolatile memory cells, and 5 a ground reference voltage level to the word lines of the word lines of 6 the unselected nonvolatile memory cells; 7 the column decoder transfers: 8 the second read biasing voltage to the drains of the selected 9 nonvolatile memory cells; and 10 the source decoder transfers: 11 the ground reference voltage level to the source lines of the selected 12 nonvolatile memory cells. 13 37. The nonvolatile memory device of claim 36 wherein The lower boundary of the 1 erased threshold voltage level is approximately 6.0V for the single level cell program 2 and the multiple level cell programming. 3 38. The nonvolatile memory device of claim 36 wherein the voltage level of the 1 power supply voltage source is +1.8V or +3.0V. 2 39. The nonvolatile memory device of claim 36 wherein the voltage level of the read 1 biasing voltage is approximately 5.0V. 2 40. The nonvolatile memory device of claim 36 wherein the voltage level of the 1 second read inhibit voltage is approximately the voltage level of the power supply 2 voltage source less a threshold voltage of an NMOS transistor. 3 41. The nonvolatile memory device of claim 36 wherein the lower boundary of an 1 erased threshold voltage level is approximately +6.0V. 2

1 42. The nonvolatile memory device of claim 8 wherein for programming a selected page of the array of nonvolatile memory cells:

the row decoder transfers:

3

- a very high negative program voltage to the word line of the selected nonvolatile memory cells, and
- a positive program inhibit voltage to the word lines of the unselected word lines is the selected block and the unselected blocks of the array of nonvolatile memory cells;
- 9 the column decoder transfers:
- a high program select voltage to the bit lines and thus to the drains of the selected nonvolatile memory cells; and
- the source line decoder transfers:
- the ground reference voltage level to the source lines connected to the selected nonvolatile voltage cells; and
- a second source line program inhibit voltage to the source lines of the unselected nonvolatile memory cells.
- 1 43. The nonvolatile memory device of claim 42 wherein the voltage level of the very
- 2 high negative program voltage is less than the breakdown voltage level of transistors
- 3 forming the row decoder.
- The nonvolatile memory device of claim 42 wherein the voltage level of the high
- 2 negative program voltage -10.0V to approximately -8.0V.
- 1 45. The nonvolatile memory device of claim 42 wherein the voltage level of the
- 2 negative program inhibit voltage is approximately -2.0V.

The nonvolatile memory device of claim 42 wherein the high program select

46.

programming.

3

1

voltage is approximately +5.0V. The second source line program inhibit voltage is 2 approximately +2.0V. 3 47. The nonvolatile memory device of claim 8 wherein for verifying a page program: 1 the row decoder transfers: 2 a voltage level of an upper boundary of a programmed threshold 3 voltage level to the word line of the selected nonvolatile memory cells for the single level cell programming and iteratively set to a the upper boundaries of a first threshold voltage level, a second threshold voltage level and a third threshold voltage level, and 7 the ground reference voltage level to the word lines of the word lines of 8 the unselected nonvolatile memory cells; 9 the column decoder transfers: 10 a second read biasing voltage to the drains of the selected nonvolatile 11 memory cells; 12 the source decoder transfers: 13 the ground reference voltage level to the source lines of the selected 14 nonvolatile memory cells, and 15 16 a source line first read inhibit voltage to the source lines of the unselected nonvolatile memory cells. 17 48. The nonvolatile memory device of claim 47 wherein the upper boundary of the 1 programmed threshold voltage level is approximately +1.5V for the single level cell 2

1 49. The nonvolatile memory device of claim 47 wherein the upper boundaries of a

- 2 first threshold voltage level, a second threshold voltage level and a third threshold
- voltage level are respectively +1.5V, +3.0V, and +4.5V for the multiple level cell
- 4 programming.
- 1 50. The nonvolatile memory device of claim 47 wherein the voltage level of the
- 2 power supply voltage source is +1.8V or +3.0V.
- 1 51. The nonvolatile memory device of claim 47 wherein the voltage level of the read
- biasing voltage is approximately +5.0V.
- The nonvolatile memory device of claim 47 wherein the voltage level of the
- second read inhibit voltage is approximately the voltage level of the power supply
- 3 voltage source less a threshold voltage of an NMOS transistor.
- 1 53. The nonvolatile memory device of claim 47 wherein the voltage level of the
- second source line read inhibit voltage is approximately +1.0V.
- 1 54. A method for operating an array of nonvolatile memory cells comprise the steps
- 2 **of**:
- erasing a selected page of the array of nonvolatile memory cells by the
- 4 steps of:
- 5 applying a very high negative erase voltage to an isolation well of the
- 6 first impurity type
- applying a very high positive erase voltage to the word line of the
- 8 selected nonvolatile memory cells;
- 9 applying a ground reference voltage level to word lines of unselected
- nonvolatile memory cells of the selected block;

disconnecting the word lines of the unselected nonvolatile memory 11 cells so that the very high negative erase voltage is coupled from the 12 isolation well of the first impurity type to the word lines of the 13 unselected nonvolatile memory cells in unselected blocks; 14 applying the very high negative erase voltage to selected and 15 unselected source lines; 16 55. The method for operating an array of nonvolatile memory cells of claim 54 1 wherein the voltage levels of the very high positive erase voltage and the very high 2 negative erase voltage are approximately the breakdown voltage level of transistors 3 forming the row decoder, column decoder, and the source line decoder. 4 56. The method for operating an array of nonvolatile memory cells of claim 54 wherein the voltage level of the very high positive erase voltage is from approximately 2 +8.0V to approximately +10.0V and the voltage level of the very high negative erase 3 voltage is -10.0V to approximately -8.0V. 57. The method for operating an array of nonvolatile memory cells of claim 54 further 1 comprising the steps of: 2 reading a selected page of the array of nonvolatile memory cells by the 3 steps of: 4 applying a voltage level of the power supply voltage source (VDD) to 5 the word line of the selected nonvolatile memory cells for a single level 6 program, 7 applying an intermediate read voltage level to the word line of the 8 selected nonvolatile memory cells for a multiple level program, 9 applying the ground reference voltage level to the word lines of the 10 word lines of the unselected nonvolatile memory cells, 11

12	applying a first read biasing voltage to the drains of the selected
13	nonvolatile memory cells,
14	applying the ground reference voltage level the source lines of the
15	selected nonvolatile memory cells, and
16	applying a source line read inhibit voltage to the source lines of the
17	nonvolatile memory cells.
1	58. The method for operating an array of nonvolatile memory cells of claim 57
2	wherein the voltage level of the power supply voltage source is +1.8V or +3.0V.
1	59. The method for operating an array of nonvolatile memory cells of claim 57
1	, , , , , , , , , , , , , , , , , , , ,
2	wherein the voltage level of the read biasing voltage is approximately +5.0V.
1	60. The method for operating an array of nonvolatile memory cells of claim 57
2	wherein the voltage level of the first read inhibit voltage is approximately +1.0V.
1	61. The method for operating an array of nonvolatile memory cells of claim 54 further
2	comprising the step of:
3	verifying a page erase of a selected page of the array of nonvolatile
4	memory cells by the steps of:
5	applying a voltage level of a lower boundary of an erased threshold
6	voltage level to the word line of the selected nonvolatile memory cells;
7	applying the ground reference voltage level to the word lines of the
8	word lines of the unselected nonvolatile memory cells;
9	applying a second read biasing voltage to the drains of the selected
0	nonvolatile memory cells;
1	applying the ground reference voltage level to the source lines of the
2	selected nonvolatile memory cells; and
	sciected nonvolatile memoly tells, and

applying a source line first read inhibit voltage to the source lines of the unselected nonvolatile memory cells.

- 1 62. The method for operating an array of nonvolatile memory cells of claim 61
- wherein the lower boundary of an erased threshold voltage level is approximately 6.0V
- 3 for the single level cell program and the multiple level cell programming.
- 1 63. The method for operating an array of nonvolatile memory cells of claim 61
- wherein the voltage level of the power supply voltage source is +1.8V or+ 2.3V.
- 1 64. The method for operating an array of nonvolatile memory cells of claim 61
- wherein the voltage level of the read biasing voltage is approximately +5.0V.
- 1 65. The method for operating an array of nonvolatile memory cells of claim 61
- wherein the voltage level of the second read inhibit voltage is approximately the voltage
- 3 level of the power supply voltage source less a threshold voltage of an NMOS
- 4 transistor.
- 1 66. The method for operating an array of nonvolatile memory cells of claim 61
- wherein the voltage level of the first source line read inhibit voltage is approximately
- 3 +1.0V.
- 1 67. The method for operating an array of nonvolatile memory cells of claim 61
- wherein the lower boundary of an erased threshold voltage level is approximately
- 3 +6.0V.
- 1 68. The method for operating an array of nonvolatile memory cells of claim 54 further
- 2 comprising the step of:
- the step of erasing a selected blocks of the array of nonvolatile memory
- 4 cells by the steps of:
- 5 applying the very high negative erase voltage is applied to the isolation
- 6 well of the first impurity type;

applying a very high positive erase voltage to the word lines of the 7 nonvolatile memory cells of the selected block: 8 disconnecting the word lines of the unselected nonvolatile memory 9 cells so that the very high negative erase voltage is coupled from the 10 isolation well of the first impurity type to the word lines of the 11 unselected nonvolatile memory cells in unselected blocks; and 12 applying the very high negative erase voltage to the selected and 13 unselected source lines. 14 69. The method for operating an array of nonvolatile memory cells of claim 68 1 wherein the voltage levels of the very high positive erase voltage and the very high 2 negative erase voltage is approximately the breakdown voltage level of transistors 3 forming the row decoder, column decoder, and the source line decoder. 4 70. The method for operating an array of nonvolatile memory cells of claim 68 1 wherein the voltage level of the very high positive erase voltage is from approximately 2 +8.0V to approximately +10.0V. 3 71. The method for operating an array of nonvolatile memory cells of claim 68 1 wherein the voltage level of the very high negative erase voltage is from approximately -2 10.0V to approximately -8.0V 3 72. The method for operating an array of nonvolatile memory cells of claim 54 further 1 comprising the step of: 2 verifying a block erase a selected block of the array of nonvolatile memory 3 cells by the steps of: 4 5 applying a voltage level of a lower boundary of an erased threshold voltage level to the word line of the selected nonvolatile memory cells; 6

applying the ground reference voltage level to the word lines of the 7 8 word lines of the unselected nonvolatile memory cells: applying the second read biasing voltage to the drains of the selected 9 nonvolatile memory cells; 10 11 applying the ground reference voltage level to the source lines of the selected nonvolatile memory cells; and 12 13 applying the first source line read inhibit voltage to the source lines of the unselected nonvolatile memory cells. 14

- 1 73. The method for operating an array of nonvolatile memory cells of claim 72
- wherein the lower boundary of an erased threshold voltage level is approximately 6.0V
- for the single level cell program and the multiple level cell programming.
- The method for operating an array of nonvolatile memory cells of claim 72
- wherein the voltage level of the power supply voltage source is +1.8V or +3.0V.
- 1 75. The method for operating an array of nonvolatile memory cells of claim 72
- wherein the voltage level of the read biasing voltage is approximately +5.0V.
- 1 76. The method for operating an array of nonvolatile memory cells of claim 72
- wherein the voltage level of the second read inhibit voltage is approximately the voltage
- 3 level of the power supply voltage source less a threshold voltage of an NMOS
- 4 transistor.
- 1 77. The method for operating an array of nonvolatile memory cells of claim 72
- wherein the voltage level of the first source line read inhibit voltage is approximately
- 3 +1.0V.
- 4 78. The method for operating an array of nonvolatile memory cells of claim 72
- 5 wherein the lower boundary of an erased threshold voltage level is approximately
- 6 +6.0V.

79. The method for operating an array of nonvolatile memory cells of claim 54 further 1 comprising the step of: 2 erasing a selected sector of the array of nonvolatile memory cells by the 3 steps of: applying the very high negative erase voltage to the isolation well of 5 the first impurity type; 6 applying the very high positive erase voltage to the word lines of the 7 nonvolatile memory cells of the selected sector: and 8 applying the very high negative erase voltage to the selected and 9 unselected source lines. 10 The method for operating an array of nonvolatile memory cells of claim 54 80. 1 wherein the voltage levels of the very high positive erase voltage and the very high 2 negative erase voltage is approximately the breakdown voltage level of transistors 3 forming the row decoder, column decoder, and the source line decoder. 4 81. The method for operating an array of nonvolatile memory cells of claim 54 1 wherein the voltage level of the very high positive erase voltage is from approximately 2 +8.0V to approximately +10.0V 3 82. The method for operating an array of nonvolatile memory cells of claim 54 1 wherein the voltage level of the very high negative erase voltage is from approximately -2 10.0V to approximately -8.0V 3 83. The method for operating an array of nonvolatile memory cells of claim 54 further 1 comprising the step of: 2 verifying erasing a sector of the array of nonvolatile memory cells by the 3 steps of: 4

5	applying a voltage level of a lower boundary of an erased threshold
6	voltage level to the word line of the selected nonvolatile memory cells
7	applying the ground reference voltage level to the word lines of the
8	word lines of the unselected nonvolatile memory cells;
9	applying the second read biasing voltage to the drains of the selected
10	nonvolatile memory cells; and
11	applying the ground reference voltage level to the source lines of the
12	selected nonvolatile memory cells

- 1 84. The method for operating an array of nonvolatile memory cells of claim 83
- wherein the lower boundary of an erased threshold voltage level is approximately 6.0V
- for the single level cell program and the multiple level cell programming.
- 1 85. The method for operating an array of nonvolatile memory cells of claim 83
- wherein the voltage level of the power supply voltage source is +1.8V or +3.0V.
- 1 86. The method for operating an array of nonvolatile memory cells of claim 83
- wherein the voltage level of the read biasing voltage is approximately 5.0V.
- 1 87. The method for operating an array of nonvolatile memory cells of claim 83
- wherein the voltage level of the second read inhibit voltage is approximately the voltage
- 3 level of the power supply voltage source less a threshold voltage of an NMOS
- 4 transistor.
- 1 88. The method for operating an array of nonvolatile memory cells of claim 83
- wherein the lower boundary of an erased threshold voltage level is approximately
- 3 +6.0V.
- 1 89. The method for operating an array of nonvolatile memory cells of claim 54 further
- 2 comprising the step of;

programming a selected page of the array of nonvolatile memory cells by 3 the steps of; applying a very high negative program voltage to the word line of the 5 selected nonvolatile memory cells: 6 applying a positive program inhibit voltage to the word lines of the 7 unselected word lines in the selected block and the unselected blocks of 8 the array of nonvolatile memory cells; applying a high program select voltage to the bit lines and thus to the 10 drains of the selected nonvolatile memory cells; 11 applying the ground reference voltage level to the source lines connected 12 to the selected nonvolatile voltage cells; and 13 applying a second source line program inhibit voltage to the source lines 14 of the unselected nonvolatile memory cells. 15

- 1 90. The method for operating an array of nonvolatile memory cells of claim 89
- wherein the voltage level of the very high negative program voltage is approximately the
- 3 breakdown voltage level of transistors forming the row decoder.
- 1 91. The method for operating an array of nonvolatile memory cells of claim 89
- wherein the voltage level of the high negative program voltage is from approximately -
- 3 10.0V to approximately -8.0V.
- 1 92. The method for operating an array of nonvolatile memory cells of claim 89
- wherein the voltage level of the negative program inhibit voltage is approximately -2.0V.
- 1 93. The method for operating an array of nonvolatile memory cells of claim 89
- wherein the high program select voltage is approximately +5.0V.
- 1 94. The method for operating an array of nonvolatile memory cells of claim 89
- wherein the second source line program inhibit voltage is approximately +2.0V.

1 95. The method for operating an array of nonvolatile memory cells of claim 54 further comprising the step of;

verifying a page program of a selected page of the array of nonvolatile 3 memory cells by the steps of: 4 applying the voltage level of an upper boundary of a programmed 5 threshold voltage level to the word line of the selected nonvolatile 6 7 memory cells for the single level cell programming; iteratively applying the upper boundaries of a first threshold voltage 8 9 level, a second threshold voltage level and a third threshold voltage level to the word line of the selected nonvolatile memory cells for the 10 multiple level cell programming. 11 applying the ground reference voltage level to the word lines of the 12 word lines of the unselected nonvolatile memory cells; 13 applying a second read biasing voltage to the drains of the selected 14 nonvolatile memory cells; 15 applying the ground reference voltage level to the source lines of the 16 17 selected nonvolatile memory cells; and applying a source line read inhibit voltage to the source lines of the 18

1 96. The method for operating an array of nonvolatile memory cells of claim 95
2 wherein the upper boundary of a programmed threshold voltage level is approximately
3 +1.5V for the single level cell programming.


unselected nonvolatile memory cells.


19


1 97. The method for operating an array of nonvolatile memory cells of claim 95 2 wherein the upper boundaries of a first threshold voltage level, a second threshold


3 voltage level and a third threshold voltage level are respectively +1.5V, +3.0V, and


- 4 +4.5V for the multiple level cell programming.
- 1 98. The method for operating an array of nonvolatile memory cells of claim 95
- wherein the voltage level of the power supply voltage source is +1.8V or +3.0V.
- 1 99. The method for operating an array of nonvolatile memory cells of claim 95
- wherein the voltage level of the read biasing voltage is approximately +5.0V.
- 1 100. The method for operating an array of nonvolatile memory cells of claim 95
- wherein the voltage level of the source line read inhibit voltage is approximately the
- 3 voltage level of the power supply voltage source less a threshold voltage of an NMOS
- 4 transistor.
- 1 101. The method for operating an array of nonvolatile memory cells of claim 95
- wherein the voltage level of the source line read inhibit voltage is approximately +1.0V.
















FIG. 2c











FIG. 4










FIG. 8




FIG. 10

TO/18
WO 2009/151581
PCT/US2009/003472




FIG. 9




FIG. 11




FIG. 12

		75	٦٦]	
	TPW	UNSET	244n	40	10	00	10	40	40	10	10	40		
	II.	TAS	2448	10	101-	10	101-	10	-10V	10	10	10		
	el Sec)	SEL UNSEL	467u	10	-10V	VDD	-10V	aan	-101	аал	10	10		
	(Sel Sec)	SET	4678	aan	-10V	аал	-107	aav	-107	аал	101	аал		5
	WL (Sel BLK:) LBL (Sel Sec) BLC (Sel Sec) SL[N] (Sel Sec)	UNSEL	426u	10	-101	11	-107	11	NA	NA	1.5V- 1.8V	11		130
	s) [N]7S	SET	<u>426s</u>	10	-10V	00	-10V	40	-10V	10	10	10		ا ح
	(Sec)	UNSEL	433u	HV"	10	HV"	10	HV"	NA	NA	10	HV"		DIH
	BLC (Se	SEL	4338	HN	10	HV"	10	HV"	10	HV"	101	HV"		7
	(sec)	TASNN	450n	10	-10V	10	-10V	40	W	NA	10	10	<u></u>	·
S	TBT (Se	SEL	450s	11	-107	Vdd-Vt /0V	-107	Vdd-Vt	-10V	Vdd-Vt	5.0V/ 0.0V	Vdd-Vt	rray's TP ay's TPW	
412S (: BLK:)	UNSEL	432su	10	*40	00	NA	WA	NA	NA	12-	10	R Arra Array'	
	WL (Se	SET	<u>432s</u>	аал	101	Vt1L	101	Vt1L	101	Vt1L	-10V	Vt OH	rom NO	ep le
4 <i>32u</i> (TM	BLK:	412u)	10	-1001	00	1001-	40	NA	NA	12-	10	LECEND: Coupled from NOR Array's TPW Coupled from NOR Array's TPW	Not Applicable
4,		/		READ+	PACE ERASE	PACE ERASE VERIFY	BLOCK ERASE	BLOCK ERASE VERIFY	SECTOR ERASE	SECTOR ERASE VERIFY	PACE PROGRAM	PACE PROCRAM VERIFY	LEC -10V! : Coup OV*: Coup Coup	

	432u		4125	6	410s		410s		410s		410s		
	(MZ		t BLK:)	TBT (St	el Sec)	BLC (St	WL (Set BLK:) LBL (Set Sec) BLC (Set Sec) SL[N] (Set Sec)	:) [N]7S	Sel Sec)		SLC (Sel Sec)	MdL	*
	BLK:	SEL	TISNO	TES	TESNA	TES	UNSEL	73S	NNSET	SEL	UNSEL	SET	UNSET
	412u)	432s	432su	<u>450s</u>	<u>450u</u>	<u>433s</u>	433u	<u>426s</u>	426u	<u>467s</u>	<u>467u</u>	2448	244u
	01	HV"	00	11	00	HV"	HV"	00	11	VDD	10	10	10
PACE ERASE	-10V!	101	*40	101-	101-	10	10	101-	101-	-10V	101-	-10V	10
PACE ERASE VERIFY	00	Vt3L	00	Vdd-Vt /OV	10	HV"	HV"	00	11	аал	аал	10	00
BLOCK ERASE	-10V!	101	NA	-107	-10V	00	10	-10V	-10V	-10V	-107	-101	10
BLOCK ERASE VERIFY	10	Vt3L	NA	Vdd-Vt /0V	00	HV"	HV"	00	11	VDD	аал	00	00
SECTOR ERASE	NA	101	NA	101-	NA	10	NA	-10V	NA	-10V	NA	-10V	10
SECTOR ERASE VERIFY	NA	Vt3L	NA	Vdd-Vt /OV	NA	HV"	NA	10	NA	aan	аал	10	10
PACE PROGRAM	12-	-10V	12-	10/19 /12/14	10	101	10	10	1.5V- 1.8V	101	10	10	10
PACE PROCRAM VERIFY	00	Vt 0H Vt 出	10	Vdd-Vt /ov	00	HV"	HV"	00	10	VDD	10	00	10
LE(Coup!	LECEND oupled from	rom NO. m NOR	LECEND : Coupled from NOR Array's TPW Coupled from NOR Array's TPW HVz=5V	y's TP s TPW									
Not A	Not Applicable	ap ge				7	EIC	۱ح	134	7			
					1	7	ر ۲	•)	>			

	(Se l	(Sel Bik)		XT	T	ax	a	MN	3									
	Se l 432s	Sel Insel se 432s 432su BLI	se l BLK)	Sel Insel Sel Insel Sel Insel ()535s 535u 530s 530u 552s 552u	Unse l 535u	Se l 530s	Unse l 530u	Se l 552s	Unse 150B RDB 552u 566 564	150B 566		VPXO $VNXO$ $527b$ $526a$	VNX0 526a	<i>VP1</i> 562	VN1 560	VN1 VPX1 VNX1 ISOP 560 527a 526b 528	VNX1 526b	150P 528
READ	аал	10	00	аал	10	аал	10	аал	аал	-51	10	аал	00	аал	aan	аал	10	10
PACE ERASE	101		00.	101	10	101	10	101	00	10	101	101	10	101	00	101	40	00
PAGE ERASE VERIFY	Vt1L	00	00	Vt1L	0V	Vt1L	0V	Vt1L	Vt1L -5V	-51	00	VtIL	10	Vt1L	VIIL VIIL VIIL	Vt1L	00	00
BLOCK ERASE	101	M	-10V!	101	M	101	10	10V	10	10	101	101	10	101	10	101	10	00
BLOCK ERASE Vt1L	Vt1L	NA	00	VtTL	NA	Vt1L	10	VtIL	Vt1L	19-	10	VtIL	10	Vt1L	VIIL VIIL VIIL	Vt1L	10	00
SECTOR ERASE	101	NA	NA	101	NA	101	NA	101	NA	00	101	101	00	101	00	101	10	00
SECTOR ERASE VERIFY V11L	VtIL	NA	MA	Vt1L	NA	Vt 1L	NA	Vt1L	NA	19-	10	Vt1L	00	Vt1L	NIIL VIIL VIIL	Vt1L	00	00
PAGE PROGRAM -10V -2V -2	-107	1-21	-21	V -10V	12-	40	-10V	00	00	-12V -10V	-10V	аал	-57	10	10	10	-10V	15-
PACE PROCRAM VERIFY		VtOH OV	10	VtOH	10	аал	00	аал	аал	-57	10	аал	10	aan	aan	aan	00	10
	LE	LECEND	2		•	<u>, 7</u>												
OV:: Couplea from NOR Array's IFM -10V! : Coupled from NOR Array's TPW	ea j pled	rom 1 froi	אטא ה ה אסו	Array's IFM DR Array's Ti	s, kv.	r" ; TPN												

FIG. 140

	740
ζ	ح
-)

			$\Big $															
:	(Sel Bik)	L Blk)	1 21	XT		ax	9	NW	≥	,								
	Sel	thise	l as	Sel	thise l	Sel	thsel	Sel	Thise I ISOB I	ISOB	BB	VPX0 VNX0	VNXO	VP1	VN1	VPX1 VNX1		ISOP
	432s	432su		355	535u	530s	530u	<u>552s</u>	552u	266	564	<u>527b 526a</u>	5 <u>26a</u>	562	260	527a 526b	5 <u>26</u> b	528
READ	HV"	01	10	ЛН	00	HV"	00	HV"	HV"	-57	10	АН	10	нл	HV"	HV"	10	10
PACE ERASE	101	0V* -10V	1001-	101	10	101	10	101	10	10	101	101	10	101	10	101	10	10
PACE ERASE VERIFY	Vt3L	0/	00	Vt3L	00	HV"	00	HV"	HV"	-57	00	HV"	00	HV"	HV"	HV"	00	00
BLOCK ERASE	101	MA	-101!	101	NA	101	00	101	00	10	101	101	10	101	10	101	10	10
BLOCK ERASE VERIFY	Vt3L	NA	10	1611	NA	HV"	10	HV"	HV"	-57	10	HV"	10	НУ"	HV"	HV"	10	70
SECTOR ERASE	10V	NA	NA	101	NA	101	NA	107	NA	00	101	107	00	107	00	101	00	00
SECTOR ERASE VERIFY	Vt3L	NA	NA	TE 7 A	NA	HV"	NA	HV"	NA	-57	00	НУ"	10	НУ"	HV"	HV"	40	00
PACE PROCRAM -10V -2V	-10V	-21	12-	-10V	-21	00	-10V	10	10	-12V	-10V	аал	10	10	10	10	-10V	15-
PACE PROCRAM VIOH OV VERIFY	V! 9H V! 2H	00	00	V! 9H	00	HV"	00	HV"	HV"	-57	00	HV"	00	HV"	HV"	HV"	00	00
DECEND OV*: Coupled from NOR Array's TPW -10V! : Coupled from NOR Array's TPW	LE, led f oled	LECEND d from ed from	NOR 1 NOR	Array's TPW ? Array's TP	y's ay's	TPW TPW												
AC=~AH: AH	i								Į.		ح	•	1 1 1	7				
									Ľ		ŀ		7	C				

		412	412s 426u	ng .											
~	Se l	$(Sel_{Blk})_{Ilm}$	ST.	\setminus ST	r	OXS	D a	BLG	ن	0000	702	0	0010		aya
N 411	ie l 26s	Sel Insel 426s 426u	Sel Insel sel Sel Insel Sel Insel Sel Insel Insel 615 426u BLK) 620s 620u 610s 610u 433s 433u 615	Se l 620s	Unse l 620u	Se l [610s]	hse l	Se l 433s	Insel 433u	615 615	616	525 632	616 632 630	FV 618	619
	10	* ISA * ISA	VS1 *	10	NS1 • NDD	аал	10	HV"	HV"	аал	ну"	VS1*	аал	10	HV"
	-10V	-10V	PACE/BLOCK/ SECTOR ERASE -10V -10V -10V	00	NA	аал	00	00	00	00	00	-10V	-10V -10V	0V	аал
	00	VSI* VSI*	∗ <i>IS</i> Λ	10	aav 🕯 vsv	аал	10	HV"	HV".	аал	HV"	HV" VS1 •	аал	00	HV"
	10	0V VS2** VS2**	VS2**	10	OV VS2** VDD	аал	10	101	10	аал	107	10V VS2** HV"		101	00
	01	VSI * VSI *	VS1*	00	aan 🕶 rsv	аал	00	HV"	HV"	аал	HV"	VS1 •	аал	0V	HV"
VS1 *: Vs1 ~= 1V															
	VS2**: VS2~=1.5V~1.8V	1.87					-	7	`	L					
						I				()					

INTERNATIONAL SEARCH REPORT

International application No. PCT/US 09/03472

						
IPC(8) - USPC -	SSIFICATION OF SUBJECT MATTER G11C 7/22 (2009.01) 365/189.011	disable to the state of the sta				
	o International Patent Classification (IPC) or to both no DS SEARCHED	ational classification and IPC				
	ocumentation searched (classification system followed by	alorgi@action.gymbols)				
	C 7/22 (2009.01)	ciassification symbols)				
	on searched other than minimum documentation to the extended 185,63,185.01 (view text search terms below)	tent that such documents are included in the	fields searched			
pubWEST(P NAND Read	ta base consulted during the international search (name of GPB,USPT,EPAB,JPAB; PLUR=YES); DialogWeb; Goc -Only-Memory ROM Electrically-Programmable-Read-O y EEPROM cells array row column device apparatus de	ogle Scholar; Text search terms: nonvolatile nly-Memory EPROM Electrically-Erasable-	memory flash NOR			
C. DOCU	MENTS CONSIDERED TO BE RELEVANT					
Category*	Citation of document, with indication, where ap	propriate, of the relevant passages	Relevant to claim No.			
Y	US 2006/0262605 A1 (SEKI et al.) 23 November 2006 Abstract; Figs.1, 12, 20, 30, 38, 41, 45; para [0036], [00 [0056], [0072], [0075], [0079], [0081], [0089], [0104], [0 [0167], [0170]-[0171], [0173]-[0174], [0177], [0190], [01 [0247], [0251], [0257], [0269], [0295], [0300]-[0301], [03)39]-[0041], [0043]-[0044], [0046]-[0047], 151]-[0152], [0155], [0157]-[0158], 94], [0204], [0207]-[0208], [0217], [0222],	1-101			
Y	US 2004/0125653 A1 (TRAN et al.) 01 July 2004 (01.0 Abstract; Fig.27; para [0119], [0126], [0141], [0265]	7.2004) entire document, especially	1-101			
Y	US 2002/0097603 A1 (TANAKA et al.) 25 July 2002 (2: Abstract; Figs.21, 31, 40, 46; para [0308], [0320], [0330 [0470], [0472]-[0473], [0496], [0534], [0570], [0578], [06	0], [0424], [0448], [0452]-[0453], [0455],	2, 9-12, 15, 17-19, 21-22, 25, 27-29, 31-32, 35, 37-39, 41, 44-46, 48-51, 53, 56, 58-59, 62-64, 66-67, 70-71, 73-75, 77-78, 81-82, 84-86, 88, 91-94, 96-99, 101			
Α	TU. "Electrical Switching and Memory Behaviors in Org University of Texas. Published August, 2008. [retrieved Internet: <url: 2008="" d="" etd="" http:="" td="" tu<="" www.lib.utexas.edu=""><td>on 2009-07-17]. Retrieved from the</td><td>1-101</td></url:>	on 2009-07-17]. Retrieved from the	1-101			
Furthe	er documents are listed in the continuation of Box C.					
* Special categories of cited documents: "I later document published after the international filing date or priority date and not in conflict with the application but cited to understand						
to be of	r particular relevance application or patent but published on or after the international	the principle or theory underlying the i "X" document of particular relevance; the	nvention claimed invention cannot be			
filing d "L" docume	ate ent which may throw doubts on priority claim(s) or which is bestablish the publication date of another citation or other	considered novel or cannot be considered when the document is taken alone "Y" document of particular relevance: the				
special	reason (as specified) ent referring to an oral disclosure, use, exhibition or other	considered to involve an inventive s	step when the document is locuments, such combination			
"P" docume	ent published prior to the international filing date but later than ority date claimed					
Date of the	actual completion of the international search	Date of mailing of the international search				
17 July 2009	9 (17.07.2009)	27 JUL 200)9			
i	nailing address of the ISA/US	Authorized officer:				
P.O. Box 145	T, Attn: ISA/US, Commissioner for Patents O, Alexandria, Virginia 22313-1450	Lee W. Young PCT Helpdesk: 571-272-4300				
racsimile N	o. 571-273-3201	PCT OSP: 571-272-7774				